FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning
Not on the map. Why?
Abstract (arXiv)
Design flow parameters are of utmost importance to chip design quality and require a painfully long time to evaluate their effects. In reality, flow parameter tuning is usually performed manually based on designers' experience in an ad hoc manner. In this work, we introduce a machine learning-based automatic parameter tuning methodology that aims to find the best design quality with a limited number of trials. Instead of merely plugging in machine learning engines, we develop clustering and approximate sampling techniques for improving tuning efficiency. The feature extraction in this method can reuse knowledge from prior designs. Furthermore, we leverage a state-of-the-art XGBoost model and propose a novel dynamic tree technique to overcome overfitting. Experimental results on benchmark circuits show that our approach achieves 25% improvement in design quality or 37% reduction in sampling cost compared to random forest method, which is the kernel of a highly cited previous work. Our approach is further validated on two industrial designs. By sampling less than 0.02% of possible parameter sets, it reduces area by 1.83% and 1.43% compared to the best solutions hand-tuned by experienced designers.
Key facts. Cited by 6 papers in the map (data through 14 Oct 2026). First posted on arXiv 26 Nov 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 1; 2022: 1; 2023: 0; 2024: 0; 2025: 3; 2026: 1.
6 papers.
- 2021Machine Learning for Electronic Design Automation: A Surveycited by 72
- 2025CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMscited by 3
- 2022The Dark Side: Security Concerns in Machine Learning for EDAcited by 0
- 2025ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processorscited by 0
- 2025Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelismcited by 0
- 2026LLM-Augmented Bayesian Optimization with Adaptive Policies for Chiplet Design Space Explorationcited by 0
- 2026LLM-Augmented Bayesian Optimization with Adaptive Policies for Chiplet Design Space Exploration10 Oct 2026
- 2025Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelism11 Nov 2025
- 2025CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs2 Jul 2025
- 2025ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processors7 Jun 2025
- 2022The Dark Side: Security Concerns in Machine Learning for EDA20 Mar 2022
- 2021Machine Learning for Electronic Design Automation: A Survey10 Jan 2021