mlsanityData to 14 Oct 2026

BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks

arXiv 1907.10515 ↗First posted 23 Jul 2019eess.SP cs.LG cs.NEcited by 11

Not on the map. Why?

Abstract (arXiv)

The discrepancy between post-layout and schematic simulation results continues to widen in analog design due in part to the domination of layout parasitics. This paradigm shift is forcing designers to adopt design methodologies that seamlessly integrate layout effects into the standard design flow. Hence, any simulation-based optimization framework should take into account time-consuming post-layout simulation results. This work presents a learning framework that learns to reduce the number of simulations of evolutionary-based combinatorial optimizers, using a DNN that discriminates against generated samples, before running simulations. Using this approach, the discriminator achieves at least two orders of magnitude improvement on sample efficiency for several large circuit examples including an optical link receiver layout.

Key facts. Cited by 11 papers in the map (data through 14 Oct 2026). First posted on arXiv 23 Jul 2019.

Builds on

No reference list yet.

Built on by

Cited by year (2026 to 14 Oct)

Citing papers per year: 2021: 2; 2022: 4; 2023: 1; 2024: 1; 2025: 2; 2026: 1.

11 papers.