Streamlined Deployment for Quantized Neural Networks
Not on the map. Why?
Abstract (arXiv)
Running Deep Neural Network (DNN) models on devices with limited computational capability is a challenge due to large compute and memory requirements. Quantized Neural Networks (QNNs) have emerged as a potential solution to this problem, promising to offer most of the DNN accuracy benefits with much lower computational cost. However, harvesting these benefits on existing mobile CPUs is a challenge since operations on highly quantized datatypes are not natively supported in most instruction set architectures (ISAs). In this work, we first describe a streamlining flow to convert all QNN inference operations to integer ones. Afterwards, we provide techniques based on processing one bit position at a time (bit-serial) to show how QNNs can be efficiently deployed using common bitwise operations. We demonstrate the potential of QNNs on mobile CPUs with microbenchmarks and on a quantized AlexNet, which is 3.5x faster than an optimized 8-bit baseline. Our bit-serial matrix multiplication library is available on GitHub at https://git.io/vhshn
Key facts. Cited by 10 papers in the map (data through 7 Oct 2026). First posted on arXiv 12 Sep 2017.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 2; 2022: 1; 2023: 1; 2024: 2; 2025: 3; 2026: 1.
10 papers.
- 2021Applications and Techniques for Fast Machine Learning in Sciencecited by 32
- 2023A2Q: Accumulator-Aware Quantization with Guaranteed Overflow Avoidancecited by 11
- 2022Open-source FPGA-ML codesign for the MLPerf Tiny Benchmarkcited by 9
- 2024A2Q+: Improving Accumulator-Aware Weight Quantizationcited by 5
- 2021Benchmarking Quantized Neural Networks on FPGAs with FINNcited by 2
- 2026Sensitivity-Guided Framework for Pruned and Quantized Reservoir Computing Acceleratorscited by 2
- 2024Mitigating scalability challenges in LUT-based neural networks via pruning optimisationscited by 0
- 2025Real-Time Multi-Object Tracking using YOLOv8 and SORT on a SoC FPGAcited by 0
- 2025FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMscited by 0
- 2025Red grape detection with accelerated artificial neural networks in the FPGA's programmable logiccited by 0
- 2026Sensitivity-Guided Framework for Pruned and Quantized Reservoir Computing Accelerators24 Feb 2026
- 2025Red grape detection with accelerated artificial neural networks in the FPGA's programmable logic3 Jul 2025
- 2025FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs25 Jun 2025
- 2025Real-Time Multi-Object Tracking using YOLOv8 and SORT on a SoC FPGA17 Mar 2025
- 2024Mitigating scalability challenges in LUT-based neural networks via pruning optimisations2 Jul 2024
- 2024A2Q+: Improving Accumulator-Aware Weight Quantization19 Jan 2024
- 2023A2Q: Accumulator-Aware Quantization with Guaranteed Overflow Avoidance25 Aug 2023
- 2022Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark23 Jun 2022
- 2021Applications and Techniques for Fast Machine Learning in Science25 Oct 2021
- 2021Benchmarking Quantized Neural Networks on FPGAs with FINN2 Feb 2021