Exploring the Trade-Off Between Structured Pruning and Fault Tolerance in Deep Neural Networks for Space Applications
Not on the map. Why?
Abstract (arXiv)
Deep Neural Networks (DNNs) inherently exhibit a degree of robustness to bit-level faults due to their distributed representation of information. As a model increases in width, this information becomes more dispersed, theoretically reducing the impact of any single bit fault. In this paper, we empirically investigate the relationship between model width and robustness to Single Event Upsets (SEUs). We conduct a comprehensive experiment in which baseline models undergo iterative structured pruning to reduce their width while preserving task performance as much as possible. At each pruning stage, we run a targeted fault-injection campaign to evaluate the model's performance under simulated bit-flip scenarios. Our results show that, although structured pruning increases per-inference sensitivity to faults by reducing redundancy, this effect is effectively counterbalanced by shorter execution time, which lowers the probability of encountering an SEU. These findings suggest that structured pruning can yield significant energy and latency savings without compromising overall reliability, providing useful guidance for designing robust AI systems for space applications.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 7 of its 18 references that are in the map. First posted on arXiv 2 Oct 2026.
Builds on
7 of 18 references.
References · 7
- 2015Deep Residual Learning for Image Recognitioncited by 52,096
- 2019PyTorch: An Imperative Style, High-Performance Deep Learning Librarycited by 20,305
- 2018MobileNetV2: Inverted Residuals and Linear Bottleneckscited by 4,795
- 2019Aleatoric and Epistemic Uncertainty in Machine Learning: An Introduction to Concepts and Methodscited by 913
- 2019Importance Estimation for Neural Network Pruningcited by 541
- 2023DepGraph: Towards Any Structural Pruningcited by 203
- 2024Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Acceleratorcited by 1
Built on by
Not cited yet.