BenDi: An Energy-Efficient Quasi-Stochastic Systolic Architecture for Edge Bioelectronics
Not on the map. Why?
Abstract (arXiv)
Continuous long-term monitoring and diagnosis of biomedical signals, such as electrocardiograms (ECGs), can help mitigate an increasing threat to public health. Artificial Intelligence (AI) models, such as Convolutional Neural Networks (CNNs), provide accurate monitoring and classification for relevant diseases; however, they require more computational resources than conventional AI hardware can typically afford, especially for a resource-constrained environment on the edge. In this work, we present BenDi, an energy-efficient quasi-stochastic systolic architecture for bioelectronic systems on the edge. BenDi leverages multiple levels of energy and power optimization, ranging from circuits to software quantization, including low supply voltage, the underlineBent-Pyramid data format for quasi-stochastic multiplication, the underlineDiP systolic dataflow, and hardware-aware quantization, to handle CNNs with high accuracy on the edge within limited hardware budgets. The hardware implementation results, using a commercial 22nm technology, show that BenDi architecture, at 0.5 Voltage and 100 MHz, offers 3.35x smaller area and 5x higher energy efficiency, compared to state-of-the-art binary-based weight-stationary systolic architectures. Regarding Bioelectronic edge systems, BenDi achieves an order-of-magnitude improvement in energy efficiency and another order-of-magnitude improvement in area efficiency, compared to its counterparts. This significant improvement comes at the cost of 1% to 3.3% accuracy loss on the MIT-BIH and Apnea-ECG benchmarks, respectively, compared with conventional computing using the 32-bit floating-point format.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 5 of its 15 references that are in the map. First posted on arXiv 10 Jun 2026.
Builds on
5 of 15 references.
References · 5
- 2021DeepScaleTool : A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Eracited by 30
- 2024DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Accelerationcited by 5
- 2017Energy-Efficient Hybrid Stochastic-Binary Neural Networks for Near-Sensor Computingcited by 4
- 2025OISMA: On-the-fly In-memory Stochastic Multiplication Architecture for Matrix-Multiplication Workloadscited by 2
- 2025DISCA: A Digital In-memory Stochastic Computing Architecture Using A Compressed Bent-Pyramid Formatcited by 1
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2024SparrowSNN: A Hardware/software Co-design for Energy Efficient ECG Classification
- 2025An Energy-Efficient Adiabatic Capacitive Neural Network Chip ↗
- 2025Layer-wise Weight Selection for Power-Efficient Neural Network Acceleration
- 2024A 10.60 μW 150 GOPS Mixed-Bit-Width Sparse CNN Accelerator for Life-Threatening Ventricular Arrhythmia Detection
- 2026At the Edge of the Heart: ULP FPGA-Based CNN for On-Device Cardiac Feature Extraction in Smart Health Sensors for Astronauts
- 2024Energy-Efficient Seizure Detection Suitable for low-power Applications
- 2021Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory
- 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inference