Failure-Aware Refinement of Vision-Language Model for Lithography Defect Detection
On the map: Multimodal LLMs / vision-language models → Chart understanding and anomaly detection
Abstract (arXiv)
Semiconductor lithography inspection requires reliable detection of small pattern defects such as bridge, burr, pinch, and contamination. In this study, we propose a two-stage vision-language framework that combines initial defect detection with prediction refinement. In the first stage, Qwen3-VL is fine-tuned with LoRA as a vision-language adapter to predict defect counts, defect categories, and normalized bounding boxes from lithography images. However, direct fine-tuning may still produce common test-time errors, including false positives, missed defects, and incorrect defect types. To address this limitation, the second stage trains a refinement module using first-stage prediction failures and their corrected labels, allowing the model to review and revise initial outputs. By learning from cases where the initial adapter fails, the refinement process improves defect inference beyond single-stage fine-tuning.
Key facts. No citing papers in the map yet (data through 7 Oct 2026). Placed in Chart understanding and anomaly detection, one of 16 directions in Multimodal LLMs / vision-language models. Builds on 5 of its 15 references that are in the map. First posted on arXiv 8 Jun 2026.
Builds on
5 of 15 references.
References · 5
- 2025Qwen3-VL Technical Reportcited by 2,534
- 2025VLM-R1: A Stable and Generalizable R1-style Large Vision-Language Modelcited by 515
- 2024Effectiveness Assessment of Recent Large Vision-Language Modelscited by 29
- 2022Deep Learning-Based Defect Classification and Detection in SEM Imagescited by 14
- 2025A Physics-Constrained, Design-Driven Methodology for Defect Dataset Generation in Optical Lithographycited by 1
Built on by
Not cited yet.
Similar, not cited
Close in wording, no citation either way
- 2026LDU-Bench: Multimodal LLM Evaluation for Lithography Defect Understanding under Layout-Varying Circuit Backgrounds
- 2026GenAU: Language-Grounded Industrial Anomaly Understanding with Vision-Language Models
- 2024Few-shot Defect Image Generation based on Consistency Modeling
- 2026Bridging the Sim-to-Real Gap in Semiconductor Visual Program Synthesis via Input Binarization
- 2026WaferSAGE: Large Language Model-Powered Wafer Defect Analysis via Synthetic Data Generation and Rubric-Guided Reinforcement Learning
- 2025Towards Open-Vocabulary Industrial Defect Understanding with a Large-Scale Multimodal Dataset
- 2026Synthetic Defect Image Generation for Power Line Insulator Inspection Using Multimodal Large Language Models
- 2024FabGPT: An Efficient Large Multimodal Model for Complex Wafer Defect Knowledge Queries