DataMaestro: A Versatile and Efficient Data Streaming Engine Bringing Decoupled Memory Access To Dataflow Accelerators
Not on the map. Why?
Abstract (arXiv)
Deep Neural Networks (DNNs) have achieved remarkable success across various intelligent tasks but encounter performance and energy challenges in inference execution due to data movement bottlenecks. We introduce DataMaestro, a versatile and efficient data streaming unit that brings the decoupled access/execute architecture to DNN dataflow accelerators to address this issue. DataMaestro supports flexible and programmable access patterns to accommodate diverse workload types and dataflows, incorporates fine-grained prefetch and addressing mode switching to mitigate bank conflicts, and enables customizable on-the-fly data manipulation to reduce memory footprints and access counts. We integrate five DataMaestros with a Tensor Core-like GeMM accelerator and a Quantization accelerator into a RISC-V host system for evaluation. The FPGA prototype and VLSI synthesis results demonstrate that DataMaestro helps the GeMM core achieve nearly 100% utilization, which is 1.05-21.39x better than state-of-the-art solutions, while minimizing area and energy consumption to merely 6.43% and 15.06% of the total system.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). First posted on arXiv 18 Apr 2025.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2025: 1.
1 paper.
Similar, not cited
Close in wording, no citation either way
- 2023An Energy-Efficient Near-Data Processing Accelerator for DNNs that Optimizes Data Accesses ↗
- 2026The DMA Streaming Framework: Kernel-Level Buffer Orchestration for High-Performance AI Data Paths
- 2021A Highly Configurable Hardware/Software Stack for DNN Inference Acceleration
- 2023DARKSIDE: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training
- 2026CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs
- 2025On Accelerating Edge AI: Optimizing Resource-Constrained Environments
- 2023YFlows: Systematic Dataflow Exploration and Code Generation for Efficient Neural Network Inference using SIMD Architectures on CPUs
- 2025The Streaming Batch Model for Efficient and Fault-Tolerant Heterogeneous Execution