Non-intrusive data-driven model order reduction for circuits based on Hammerstein architectures
Not on the map. Why?
Abstract (arXiv)
We demonstrate that system identification techniques can provide a basis for effective, non-intrusive model order reduction (MOR) for common circuits that are key building blocks in microelectronics. Our approach is motivated by the practical operation of these circuits and utilizes a canonical Hammerstein architecture. To demonstrate the approach we develop parsimonious Hammerstein models for a nonlinear CMOS differential amplifier and an operational amplifier circuit. We train these models on a combination of direct current (DC) and transient Spice circuit simulation data using a novel sequential strategy to identify their static nonlinear and linear dynamical parts. Simulation results show that the Hammerstein model is an effective surrogate for for these types of circuits that accurately and efficiently reproduces their behavior over a wide range of operating points and input frequencies.
Key facts. No citing papers in the map yet (data through 14 Oct 2026). Builds on 1 of its 49 references that are in the map. First posted on arXiv 30 May 2024.
Builds on
1 of 49 references.
References · 1
- 2022On Neural Differential Equationscited by 268
Built on by
Not cited yet.