Algorithm-Hardware Co-Design of Distribution-Aware Logarithmic-Posit Encodings for Efficient DNN Inference
Not on the map. Why?
Abstract (arXiv)
Traditional Deep Neural Network (DNN) quantization methods using integer, fixed-point, or floating-point data types struggle to capture diverse DNN parameter distributions at low precision, and often require large silicon overhead and intensive quantization-aware training. In this study, we introduce Logarithmic Posits (LP), an adaptive, hardware-friendly data type inspired by posits that dynamically adapts to DNN weight/activation distributions by parameterizing LP bit fields. We also develop a novel genetic-algorithm based framework, LP Quantization (LPQ), to find optimal layer-wise LP parameters while reducing representational divergence between quantized and full-precision models through a novel global-local contrastive objective. Additionally, we design a unified mixed-precision LP accelerator (LPA) architecture comprising of processing elements (PEs) incorporating LP in the computational datapath. Our algorithm-hardware co-design demonstrates on average <1% drop in top-1 accuracy across various CNN and ViT models. It also achieves ~ 2x improvements in performance per unit area and 2.2x gains in energy efficiency compared to state-of-the-art quantization accelerators using different data types.
Key facts. Cited by 6 papers in the map (data through 7 Oct 2026). Builds on 8 of its 20 references that are in the map. First posted on arXiv 8 Mar 2024.
Builds on
8 of 20 references.
References · 8
- 2021BRECQ: Pushing the Limit of Post-Training Quantization by Block Reconstructioncited by 464
- 2021FQ-ViT: Post-Training Quantization for Fully Quantized Vision Transformercited by 148
- 2017Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networkscited by 95
- 2022ANT: Exploiting Adaptive Numerical Data Type for Low-bit Deep Neural Network Quantizationcited by 42
- 2021DeepScaleTool : A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Eracited by 27
- 2018Rethinking floating point for deep learningcited by 22
- 2023EMQ: Evolving Training-free Proxies for Automated Mixed Precision Quantizationcited by 22
- 2019Cheetah: Mixed Low-Precision Hardware & Software Co-Design Framework for DNNs on the Edgecited by 8
Built on by
Citing papers per year: 2024: 3; 2025: 3.
6 papers.
- 2024MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantizationcited by 22
- 2024CLAMP-ViT: Contrastive Data-Free Learning for Adaptive Post-Training Quantization of ViTscited by 17
- 2024Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecturecited by 7
- 2025OuroMamba: A Data-Free Quantization Framework for Vision Mambacited by 5
- 2025Accelerating LLM Inference with Flexible N:M Sparsity via A Fully Digital Compute-in-Memory Acceleratorcited by 3
- 2025AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representationscited by 1
- 2025Accelerating LLM Inference with Flexible N:M Sparsity via A Fully Digital Compute-in-Memory Accelerator19 Apr 2025
- 2025OuroMamba: A Data-Free Quantization Framework for Vision Mamba13 Mar 2025
- 2025AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations17 Jan 2025
- 2024MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantization8 Nov 2024
- 2024Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture20 Sep 2024
- 2024CLAMP-ViT: Contrastive Data-Free Learning for Adaptive Post-Training Quantization of ViTs7 Jul 2024