Packrat: Automatic Reconfiguration for Latency Minimization in CPU-based DNN Serving
Not on the map. Why?
Abstract (arXiv)
In this paper, we investigate how to push the performance limits of serving Deep Neural Network (DNN) models on CPU-based servers. Specifically, we observe that while intra-operator parallelism across multiple threads is an effective way to reduce inference latency, it provides diminishing returns. Our primary insight is that instead of running a single instance of a model with all available threads on a server, running multiple instances each with smaller batch sizes and fewer threads for intra-op parallelism can provide lower inference latency. However, the right configuration is hard to determine manually since it is workload- (DNN model and batch size used by the serving system) and deployment-dependent (number of CPU cores on server). We present Packrat, a new serving system for online inference that given a model and batch size (B) algorithmically picks the optimal number of instances (i), the number of threads each should be allocated (t), and the batch sizes each should operate on (b) that minimizes latency. Packrat is built as an extension to TorchServe and supports online reconfigurations to avoid serving downtime. Averaged across a range of batch sizes, Packrat improves inference latency by 1.43× to 1.83× on a range of commonly used DNNs.
Key facts. Cited by 2 papers in the map (data through 13 Oct 2026). Builds on 11 of its 50 references that are in the map. First posted on arXiv 30 Nov 2023.
Builds on
11 of 50 references.
References · 11
- 2015Deep Residual Learning for Image Recognitioncited by 51,950
- 2018BERT: Pre-training of Deep Bidirectional Transformers for Language Understandingcited by 40,304
- 2015Rethinking the Inception Architecture for Computer Visioncited by 5,457
- 2016Clipper: A Low-Latency Online Prediction Serving Systemcited by 191
- 2017TensorFlow-Serving: Flexible, High-Performance ML Servingcited by 85
- 2018Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractionscited by 84
- 2021Accelerating SLIDE Deep Learning on Modern CPUs: Vectorization, Quantizations, Memory Optimizations, and Morecited by 15
- 2019Exploiting Parallelism Opportunities with Deep Learning Frameworkscited by 10
- 2021Optimizing Inference Performance of Transformers on CPUscited by 7
- 2018Auto-tuning TensorFlow Threading Model for CPU Backendcited by 3
- 2019Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performancecited by 1
Built on by
Citing papers per year: 2024: 1; 2025: 1.
2 papers.