mlsanityData to 7 Oct 2026

AxOMaP: Designing FPGA-based Approximate Arithmetic Operators using Mathematical Programming

arXiv 2309.13445 ↗First posted 23 Sep 2023cs.AR cs.AI eess.SPcited by 0

Not on the map. Why?

Abstract (arXiv)

With the increasing application of machine learning (ML) algorithms in embedded systems, there is a rising necessity to design low-cost computer arithmetic for these resource-constrained systems. As a result, emerging models of computation, such as approximate and stochastic computing, that leverage the inherent error-resilience of such algorithms are being actively explored for implementing ML inference on resource-constrained systems. Approximate computing (AxC) aims to provide disproportionate gains in the power, performance, and area (PPA) of an application by allowing some level of reduction in its behavioral accuracy (BEHAV). Using approximate operators (AxOs) for computer arithmetic forms one of the more prevalent methods of implementing AxC. AxOs provide the additional scope for finer granularity of optimization, compared to only precision scaling of computer arithmetic. To this end, designing platform-specific and cost-efficient approximate operators forms an important research goal. Recently, multiple works have reported using AI/ML-based approaches for synthesizing novel FPGA-based AxOs. However, most of such works limit usage of AI/ML to designing ML-based surrogate functions used during iterative optimization processes. To this end, we propose a novel data analysis-driven mathematical programming-based approach to synthesizing approximate operators for FPGAs. Specifically, we formulate mixed integer quadratically constrained programs based on the results of correlation analysis of the characterization data and use the solutions to enable a more directed search approach for evolutionary optimization algorithms. Compared to traditional evolutionary algorithms-based optimization, we report up to 21% improvement in the hypervolume, for joint optimization of PPA and BEHAV, in the design of signed 8-bit multipliers.

Key facts. No citing papers in the map yet (data through 7 Oct 2026). Builds on 7 of its 52 references that are in the map. First posted on arXiv 23 Sep 2023.

Builds on

7 of 52 references.

References · 7

  1. 2019Q8BERT: Quantized 8Bit BERTcited by 296
  2. 2016Ternary Neural Networks for Resource-Efficient AI Applicationscited by 30
  3. 2022CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (tinyML) Acceleration on FPGAscited by 11
  4. 2019autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Componentscited by 5
  5. 2020ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systemscited by 2
  6. 2020SIMDive: Approximate SIMD Soft Multiplier-Divider for FPGAs with Tunable Accuracycited by 1
  7. 2023AxOCS: Scaling FPGA-based Approximate Operators using Configuration Supersamplingcited by 1

Built on by

Not cited yet.