Towards Neural Path Tracing in SRAM
Not on the map. Why?
Abstract (arXiv)
We present an experimental neural path tracer designed to exploit the large on-chip memory of Graphcore intelligence-processing-units (IPUs). This open source renderer demonstrates how to map path tracing to the novel software and hardware architecture and is a useful tool for analysing in-cache neural-rendering scenarios. Such scenarios will be increasingly important if rasterisation is replaced by combinations of ray/path tracing, neural-radiance caching, and AI denoising/up-scaling, for which small neural networks are already routinely employed. A detailed description of the implementation also serves as a self-contained resource for more general software design on IPU.
Key facts. Cited by 2 papers in the map (data through 7 Oct 2026). First posted on arXiv 31 May 2023.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2026: 2.
2 papers.
- 2026Radiant Foam Rendering on a Graph Processorcited by 1
- 2026Rendering 3D Gaussians on a Graph Processorcited by 0
- 2026Rendering 3D Gaussians on a Graph Processor17 Jul 2026
- 2026Radiant Foam Rendering on a Graph Processor7 Jan 2026