MAPLE-Edge: A Runtime Latency Predictor for Edge Devices
Not on the map. Why?
Abstract (arXiv)
Neural Architecture Search (NAS) has enabled automatic discovery of more efficient neural network architectures, especially for mobile and embedded vision applications. Although recent research has proposed ways of quickly estimating latency on unseen hardware devices with just a few samples, little focus has been given to the challenges of estimating latency on runtimes using optimized graphs, such as TensorRT and specifically for edge devices. In this work, we propose MAPLE-Edge, an edge device-oriented extension of MAPLE, the state-of-the-art latency predictor for general purpose hardware, where we train a regression network on architecture-latency pairs in conjunction with a hardware-runtime descriptor to effectively estimate latency on a diverse pool of edge devices. Compared to MAPLE, MAPLE-Edge can describe the runtime and target device platform using a much smaller set of CPU performance counters that are widely available on all Linux kernels, while still achieving up to +49.6% accuracy gains against previous state-of-the-art baseline methods on optimized edge device runtimes, using just 10 measurements from an unseen target device. We also demonstrate that unlike MAPLE which performs best when trained on a pool of devices sharing a common runtime, MAPLE-Edge can effectively generalize across runtimes by applying a trick of normalizing performance counters by the operator latency, in the measured hardware-runtime descriptor. Lastly, we show that for runtimes exhibiting lower than desired accuracy, performance can be boosted by collecting additional samples from the target device, with an extra 90 samples translating to gains of nearly +40%.
Key facts. Cited by 3 papers in the map (data through 7 Oct 2026). Builds on 22 of its 26 references that are in the map. First posted on arXiv 27 Apr 2022.
Builds on
22 of 26 references.
References · 22
- 2015Deep Residual Learning for Image Recognitioncited by 51,809
- 2015U-Net: Convolutional Networks for Biomedical Image Segmentationcited by 19,604
- 2014Very Deep Convolutional Networks for Large-Scale Image Recognitioncited by 15,267
- 2015Faster R-CNN: Towards Real-Time Object Detection with Region Proposal Networkscited by 9,617
- 2017Mask R-CNNcited by 7,259
- 2019EfficientNet: Rethinking Model Scaling for Convolutional Neural Networkscited by 6,415
- 2018YOLOv3: An Incremental Improvementcited by 2,652
- 2018DARTS: Differentiable Architecture Searchcited by 1,782
- 2016Neural Architecture Search with Reinforcement Learningcited by 1,489
- 2018MnasNet: Platform-Aware Neural Architecture Search for Mobilecited by 937
- 2018Efficient Neural Architecture Search via Parameter Sharingcited by 831
- 2019Once-for-All: Train One Network and Specialize it for Efficient Deploymentcited by 778
10 more
- 2018ProxylessNAS: Direct Neural Architecture Search on Target Task and Hardwarecited by 666
- 2018FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Searchcited by 480
- 2020NAS-Bench-201: Extending the Scope of Reproducible Neural Architecture Searchcited by 412
- 2020FBNetV2: Differentiable Neural Architecture Search for Spatial and Channel Dimensionscited by 152
- 2020HAT: Hardware-Aware Transformers for Efficient Natural Language Processingcited by 136
- 2020BRP-NAS: Prediction-based NAS using GCNscited by 109
- 2021HW-NAS-Bench:Hardware-Aware Neural Architecture Search Benchmarkcited by 83
- 2018ChamNet: Towards Efficient Network Design through Platform-Aware Model Adaptationcited by 76
- 2020Latency-Aware Differentiable Neural Architecture Searchcited by 10
- 2021MAPLE: Microprocessor A Priori for Latency Estimationcited by 5
Built on by
Citing papers per year: 2023: 1; 2024: 1; 2025: 0; 2026: 1.
3 papers.