Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Not on the map. Why?
Abstract (arXiv)
Event cameras are bio-inspired vision sensors that asynchronously represent pixel-level brightness changes as event streams. Event-based monocular multi-view stereo (EMVS) is a technique that exploits the event streams to estimate semi-dense 3D structure with known trajectory. It is a critical task for event-based monocular SLAM. However, the required intensive computation workloads make it challenging for real-time deployment on embedded platforms. In this paper, Eventor is proposed as a fast and efficient EMVS accelerator by realizing the most critical and time-consuming stages including event back-projection and volumetric ray-counting on FPGA. Highly paralleled and fully pipelined processing elements are specially designed via FPGA and integrated with the embedded ARM as a heterogeneous system to improve the throughput and reduce the memory footprint. Meanwhile, the EMVS algorithm is reformulated to a more hardware-friendly manner by rescheduling, approximate computing and hybrid data quantization. Evaluation results on DAVIS dataset show that Eventor achieves up to 24× improvement in energy efficiency compared with Intel i5 CPU platform.
Key facts. Cited by 3 papers in the map (data through 7 Oct 2026). Builds on 8 of its 18 references that are in the map. First posted on arXiv 29 Mar 2022.
Builds on
8 of 18 references.
References · 8
- 2019Event-based Vision: A Surveycited by 1,010
- 2016Past, Present, and Future of Simultaneous Localization And Mapping: Towards the Robust-Perception Agecited by 405
- 2016The Event-Camera Dataset and Simulator: Event-based Data for Pose Estimation, Visual Odometry, and SLAMcited by 203
- 2018A Unifying Contrast Maximization Framework for Event Cameras, with Applications to Motion, Depth, and Optical Flow Estimationcited by 178
- 2020Event-based Stereo Visual Odometrycited by 105
- 2018Semi-Dense 3D Reconstruction with a Stereo Event Cameracited by 67
- 2019eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platformcited by 7
- 2018A Scalable Pipelined Dataflow Accelerator for Object Region Proposals on FPGA Platformcited by 1
Built on by
Citing papers per year: 2024: 2; 2025: 1.
3 papers.