CUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration with Better-than-Binary Energy Efficiency
Not on the map. Why?
Abstract (arXiv)
We present a 3.1 POp/s/W fully digital hardware accelerator for ternary neural networks. CUTIE, the Completely Unrolled Ternary Inference Engine, focuses on minimizing non-computational energy and switching activity so that dynamic power spent on storing (locally or globally) intermediate results is minimized. This is achieved by 1) a data path architecture completely unrolled in the feature map and filter dimensions to reduce switching activity by favoring silencing over iterative computation and maximizing data re-use, 2) targeting ternary neural networks which, in contrast to binary NNs, allow for sparse weights which reduce switching activity, and 3) introducing an optimized training method for higher sparsity of the filter weights, resulting in a further reduction of the switching activity. Compared with state-of-the-art accelerators, CUTIE achieves greater or equal accuracy while decreasing the overall core inference energy cost by a factor of 4.8x-21x.
Key facts. Cited by 8 papers in the map (data through 7 Oct 2026). First posted on arXiv 3 Nov 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 1; 2022: 3; 2023: 1; 2024: 3.
8 papers.
- 2022Sub-mW Keyword Spotting on an MCU: Analog Binary Feature Extraction and Binary Neural Networkscited by 5
- 2024Efficient Deep Learning Infrastructures for Embedded Computing Systems: A Comprehensive Survey and Future Envisioncited by 5
- 2024xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systemscited by 4
- 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inferencecited by 2
- 2022How to train accurate BNNs for embedded systems?cited by 1
- 2023Stella Nera: A Differentiable Maddness-Based Hardware Accelerator for Efficient Approximate Matrix Multiplicationcited by 1
- 2021A Construction Kit for Efficient Low Power Neural Network Accelerator Designscited by 0
- 2024Full-Stack Optimization for CAM-Only DNN Inferencecited by 0
- 2024Efficient Deep Learning Infrastructures for Embedded Computing Systems: A Comprehensive Survey and Future Envision3 Nov 2024
- 2024xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems29 May 2024
- 2024Full-Stack Optimization for CAM-Only DNN Inference23 Jan 2024
- 2023Stella Nera: A Differentiable Maddness-Based Hardware Accelerator for Efficient Approximate Matrix Multiplication16 Nov 2023
- 2022How to train accurate BNNs for embedded systems?24 Jun 2022
- 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inference14 Feb 2022
- 2022Sub-mW Keyword Spotting on an MCU: Analog Binary Feature Extraction and Binary Neural Networks10 Jan 2022
- 2021A Construction Kit for Efficient Low Power Neural Network Accelerator Designs24 Jun 2021