mlsanityData to 7 Oct 2026

Towards Compact Neural Networks via End-to-End Training: A Bayesian Tensor Approach with Automatic Rank Determination

arXiv 2010.08689 ↗First posted 17 Oct 2020cs.LG stat.MLcited by 17

Not on the map. Why?

Abstract (arXiv)

While post-training model compression can greatly reduce the inference cost of a deep neural network, uncompressed training still consumes a huge amount of hardware resources, run-time and energy. It is highly desirable to directly train a compact neural network from scratch with low memory and low computational cost. Low-rank tensor decomposition is one of the most effective approaches to reduce the memory and computing requirements of large-size neural networks. However, directly training a low-rank tensorized neural network is a very challenging task because it is hard to determine a proper tensor rank it a priori, which controls the model complexity and compression ratio in the training process. This paper presents a novel end-to-end framework for low-rank tensorized training of neural networks. We first develop a flexible Bayesian model that can handle various low-rank tensor formats (e.g., CP, Tucker, tensor train and tensor-train matrix) that compress neural network parameters in training. This model can automatically determine the tensor ranks inside a nonlinear forward model, which is beyond the capability of existing Bayesian tensor methods. We further develop a scalable stochastic variational inference solver to estimate the posterior density of large-scale problems in training. Our work provides the first general-purpose rank-adaptive framework for end-to-end tensorized training. Our numerical results on various neural network architectures show orders-of-magnitude parameter reduction and little accuracy loss (or even better accuracy) in the training process. Specifically, on a very large deep learning recommendation system with over 4.2× 109 model parameters, our method can reduce the variables to only 1.6× 105 automatically in the training process (i.e., by 2.6× 104 times) while achieving almost the same accuracy.

Key facts. Cited by 17 papers in the map (data through 7 Oct 2026). First posted on arXiv 17 Oct 2020.

Builds on

No reference list yet.

Built on by

Cited by year

Citing papers per year: 2021: 2; 2022: 4; 2023: 3; 2024: 4; 2025: 4.

17 papers.

Sort:

  1. 2024CoMERA: Computing- and Memory-Efficient Training via Rank-Adaptive Tensor Optimizationcited by 14
  2. 2023Tensor-Compressed Back-Propagation-Free Training for (Physics-Informed) Neural Networkscited by 12
  3. 2024LoRETTA: Low-Rank Economic Tensor-Train Adaptation for Ultra-Low-Parameter Fine-Tuning of Large Language Modelscited by 12
  4. 2024ELRT: Efficient Low-Rank Training for Compact Convolutional Neural Networkscited by 11
  5. 2022HEAT: Hardware-Efficient Automatic Tensor Decomposition for Transformer Compressioncited by 8
  6. 2022TT-PINN: A Tensor-Compressed Neural PDE Solver for Edge Computingcited by 6
  7. 20213U-EdgeAI: Ultra-Low Memory Training, Ultra-Low BitwidthQuantization, and Ultra-Low Latency Accelerationcited by 3
  8. 2024Structure-Preserving Network Compression Via Low-Rank Induced Training Through Linear Layers Compositioncited by 3
  9. 2025Tensorization of neural networks for improved privacy and interpretabilitycited by 3
  10. 2025Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimizationcited by 3
  11. 2021Low-Rank+Sparse Tensor Compression for Neural Networkscited by 2
  12. 2023How Informative is the Approximation Error from Tensor Decomposition for Neural Network Compression?cited by 2
5 more
  1. 2023Quantization-Aware and Tensor-Compressed Training of Transformers for Natural Language Understandingcited by 2
  2. 2025Scalable Back-Propagation-Free Training of Optical Physics-Informed Neural Networkscited by 2
  3. 2022Design Automation for Fast, Lightweight, and Effective Deep Learning Models: A Surveycited by 1
  4. 2022Tensor Shape Search for Optimum Data Compressioncited by 0
  5. 2025Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Acceleratorscited by 0