FPRaker: A Processing Element For Accelerating Neural Network Training
Not on the map. Why?
Abstract (arXiv)
We present FPRaker, a processing element for composing training accelerators. FPRaker processes several floating-point multiply-accumulation operations concurrently and accumulates their result into a higher precision accumulator. FPRaker boosts performance and energy efficiency during training by taking advantage of the values that naturally appear during training. Specifically, it processes the significand of the operands of each multiply-accumulate as a series of signed powers of two. The conversion to this form is done on-the-fly. This exposes ineffectual work that can be skipped: values when encoded have few terms and some of them can be discarded as they would fall outside the range of the accumulator given the limited precision of floating-point. We demonstrate that FPRaker can be used to compose an accelerator for training and that it can improve performance and energy efficiency compared to using conventional floating-point units under ISO-compute area constraints. We also demonstrate that FPRaker delivers additional benefits when training incorporates pruning and quantization. Finally, we show that FPRaker naturally amplifies performance with training methods that use a different precision per layer.
Key facts. Cited by 6 papers in the map (data through 7 Oct 2026). First posted on arXiv 15 Oct 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 1; 2022: 3; 2023: 0; 2024: 1; 2025: 0; 2026: 1.
6 papers.
- 2022Fine-tuning Language Models over Slow Networks using Activation Compression with Guaranteescited by 29
- 2024BitMoD: Bit-serial Mixture-of-Datatype LLM Accelerationcited by 12
- 2021Demystifying BERT: Implications for Accelerator Designcited by 3
- 2022EcoFlow: Efficient Convolutional Dataflows for Low-Power Neural Network Acceleratorscited by 1
- 2022Schr"odinger's FP: Dynamic Adaptation of Floating-Point Containers for Deep Learning Trainingcited by 0
- 2026MiX: Micro-Inverted-Scaling for End-to-End Low-Bit Vision-Language Model Accelerationcited by 0
- 2026MiX: Micro-Inverted-Scaling for End-to-End Low-Bit Vision-Language Model Acceleration17 Sep 2026
- 2024BitMoD: Bit-serial Mixture-of-Datatype LLM Acceleration18 Nov 2024
- 2022Fine-tuning Language Models over Slow Networks using Activation Compression with Guarantees2 Jun 2022
- 2022Schr"odinger's FP: Dynamic Adaptation of Floating-Point Containers for Deep Learning Training28 Apr 2022
- 2022EcoFlow: Efficient Convolutional Dataflows for Low-Power Neural Network Accelerators4 Feb 2022
- 2021Demystifying BERT: Implications for Accelerator Design14 Apr 2021