FusionStitching: Boosting Memory Intensive Computations for Deep Learning Workloads
Not on the map. Why?
Abstract (arXiv)
We show in this work that memory intensive computations can result in severe performance problems due to off-chip memory access and CPU-GPU context switch overheads in a wide range of deep learning models. For this problem, current just-in-time (JIT) kernel fusion and code generation techniques have limitations, such as rough fusion plan exploration strategies and limited code generation ability. We propose FusionStitching, a deep learning compiler capable of fusing memory intensive operators, with varied data dependencies and non-homogeneous parallelism, into large GPU kernels to reduce global memory access and context switch overhead automatically. FusionStitching widens the range of operation combinations that fusion can target beyond previous JIT works by introducing data reuse of intermediate values. It explores large fusion spaces to decide optimal fusion plans with considerations of memory access costs, kernel calls and resource usage constraints. FusionStitching tunes the optimal stitching scheme with a domain-specific cost model efficiently. Experimental results show that FusionStitching can reach up to 2.21x speedup compared to state-of-the-art, with 1.45x on average. Besides these experimental results, we integrated our approach into a compiler product and deployed it onto a production cluster for AI workloads with thousands of GPUs. The system has been in operation for more than 4 months and saves 7,000 GPU hours on average for approximately 30,000 tasks per month.
Key facts. Cited by 9 papers in the map (data through 7 Oct 2026). First posted on arXiv 23 Sep 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 3; 2022: 2; 2023: 2; 2024: 0; 2025: 2.
9 papers.
- 2021The CoRa Tensor Compiler: Compilation for Ragged Tensors with Minimal Paddingcited by 17
- 2023Enabling Resource-efficient AIoT System with Cross-level Optimization: A surveycited by 8
- 2021A Highly Configurable Hardware/Software Stack for DNN Inference Accelerationcited by 4
- 2025REASONING COMPILER: LLM-Guided Optimizations for Efficient Model Servingcited by 3
- 2021Collage: Seamless Integration of Deep Learning Backends with Automatic Placementcited by 2
- 2022Terra: Imperative-Symbolic Co-Execution of Imperative Deep Learning Programscited by 1
- 2023RAF: Holistic Compilation for Deep Learning Model Trainingcited by 1
- 2025Blockbuster, Part 1: Block-level AI Operator Fusioncited by 1
- 2022AGO: Boosting Mobile AI Inference Performance by Removing Constraints on Graph Optimizationcited by 0
- 2025REASONING COMPILER: LLM-Guided Optimizations for Efficient Model Serving2 Jun 2025
- 2025Blockbuster, Part 1: Block-level AI Operator Fusion29 Apr 2025
- 2023Enabling Resource-efficient AIoT System with Cross-level Optimization: A survey27 Sep 2023
- 2023RAF: Holistic Compilation for Deep Learning Model Training8 Mar 2023
- 2022AGO: Boosting Mobile AI Inference Performance by Removing Constraints on Graph Optimization2 Dec 2022
- 2022Terra: Imperative-Symbolic Co-Execution of Imperative Deep Learning Programs23 Jan 2022
- 2021A Highly Configurable Hardware/Software Stack for DNN Inference Acceleration29 Nov 2021
- 2021Collage: Seamless Integration of Deep Learning Backends with Automatic Placement1 Nov 2021
- 2021The CoRa Tensor Compiler: Compilation for Ragged Tensors with Minimal Padding19 Oct 2021