Klessydra-T: Designing Vector Coprocessors for Multi-Threaded Edge-Computing Cores
Not on the map. Why?
Abstract (arXiv)
Computation intensive kernels, such as convolutions, matrix multiplication and Fourier transform, are fundamental to edge-computing AI, signal processing and cryptographic applications. Interleaved-Multi-Threading (IMT) processor cores are interesting to pursue energy efficiency and low hardware cost for edge-computing, yet they need hardware acceleration schemes to run heavy computational workloads. Following a vector approach to accelerate computations, this study explores possible alternatives to implement vector coprocessing units in RISC-V cores, showing the synergy between IMT and data-level parallelism in the target workloads.
Key facts. Cited by 3 papers in the map (data through 14 Oct 2026). First posted on arXiv 17 Jul 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2022: 1; 2023: 0; 2024: 0; 2025: 2.
3 papers.
- 2022Enabling All In-Edge Deep Learning: A Literature Reviewcited by 4
- 2025Efficient Implementation of LinearUCB through Algorithmic Improvements and Vector Computing Acceleration for Embedded Learning Systemscited by 4
- 2025HD-CB: The First Exploration of Hyperdimensional Computing for Contextual Bandits Problemscited by 2
- 2025HD-CB: The First Exploration of Hyperdimensional Computing for Contextual Bandits Problems28 Jan 2025
- 2025Efficient Implementation of LinearUCB through Algorithmic Improvements and Vector Computing Acceleration for Embedded Learning Systems22 Jan 2025
- 2022Enabling All In-Edge Deep Learning: A Literature Review7 Apr 2022