Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
Not on the map. Why?
Abstract (arXiv)
Recent years have seen an increasing interest in the development of artificial intelligence circuits and systems for edge computing applications. In-memory computing mixed-signal neuromorphic architectures provide promising ultra-low-power solutions for edge-computing sensory-processing applications, thanks to their ability to emulate spiking neural networks in real-time. The fine-grain parallelism offered by this approach allows such neural circuits to process the sensory data efficiently by adapting their dynamics to the ones of the sensed signals, without having to resort to the time-multiplexed computing paradigm of von Neumann architectures. To reduce power consumption even further, we present a set of mixed-signal analog/digital circuits that exploit the features of advanced Fully-Depleted Silicon on Insulator (FDSOI) integration processes. Specifically, we explore the options of advanced FDSOI technologies to address analog design issues and optimize the design of the synapse integrator and of the adaptive neuron circuits accordingly. We present circuit simulation results and demonstrate the circuit's ability to produce biologically plausible neural dynamics with compact designs, optimized for the realization of large-scale spiking neural networks in neuromorphic processors.
Key facts. Cited by 5 papers in the map (data through 7 Oct 2026). First posted on arXiv 25 Jun 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 1; 2022: 1; 2023: 1; 2024: 2.
5 papers.
- 2021Bottom-up and top-down approaches for the design of neuromorphic processing systems: Tradeoffs and synergies between natural and artificial intelligencecited by 21
- 2023DYNAP-SE2: a scalable multi-core dynamic neuromorphic asynchronous spiking neural network processorcited by 20
- 2022A temporally and spatially local spike-based backpropagation algorithm to enable training in hardwarecited by 0
- 2024A Realistic Simulation Framework for Analog/Digital Neuromorphic Architecturescited by 0
- 2024TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integrationcited by 0
- 2024TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration21 Oct 2024
- 2024A Realistic Simulation Framework for Analog/Digital Neuromorphic Architectures23 Sep 2024
- 2023DYNAP-SE2: a scalable multi-core dynamic neuromorphic asynchronous spiking neural network processor1 Oct 2023
- 2022A temporally and spatially local spike-based backpropagation algorithm to enable training in hardware20 Jul 2022
- 2021Bottom-up and top-down approaches for the design of neuromorphic processing systems: Tradeoffs and synergies between natural and artificial intelligence2 Jun 2021