FlexSA: Flexible Systolic Array Architecture for Efficient Pruned DNN Model Training
Not on the map. Why?
Abstract (arXiv)
Modern deep learning models have high memory and computation cost. To make them fast and memory-cost efficient, structured model pruning is commonly used. We find that pruning a model using a common training accelerator with large systolic arrays is extremely performance-inefficient. To make a systolic array efficient for pruning and training, we propose FlexSA, a flexible systolic array architecture. FlexSA dynamically reconfigures the systolic array structure and offers multiple sub-systolic operating modes, which are designed for energy- and memory bandwidth-efficient processing of tensors with different sizes and shapes. We also present a compilation heuristic for tiling matrix-multiplication-and-accumulation operations in a training workload to best utilize the resources of FlexSA. Based on our evaluation, FlexSA with the proposed compilation heuristic improves compute resource utilization of pruning and training modern CNN models by 37% compared to a conventional training accelerator with a large systolic array. FlexSA also improves on-chip data reuse by 1.7X saving 28% energy compared to naive systolic array splitting.
Key facts. Cited by 5 papers in the map (data through 7 Oct 2026). First posted on arXiv 27 Apr 2020.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 1; 2022: 0; 2023: 1; 2024: 1; 2025: 0; 2026: 2.
5 papers.
- 2024SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-situ Light Redistributioncited by 5
- 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Unitscited by 4
- 2021Demystifying BERT: Implications for Accelerator Designcited by 3
- 2026SISA: A Scale-In Systolic Array for GEMM Accelerationcited by 0
- 2026Tensor Seeks Layout: Formalizing Layout Selection for ML Compilerscited by 0
- 2026Tensor Seeks Layout: Formalizing Layout Selection for ML Compilers21 Aug 2026
- 2026SISA: A Scale-In Systolic Array for GEMM Acceleration31 Mar 2026
- 2024SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-situ Light Redistribution7 Jul 2024
- 2023Heterogeneous Integration of In-Memory Analog Computing Architectures with Tensor Processing Units18 Apr 2023
- 2021Demystifying BERT: Implications for Accelerator Design14 Apr 2021