Hardware-aware Pruning of DNNs using LFSR-Generated Pseudo-Random Indices
Not on the map. Why?
Abstract (arXiv)
Deep neural networks (DNNs) have been emerged as the state-of-the-art algorithms in broad range of applications. To reduce the memory foot-print of DNNs, in particular for embedded applications, sparsification techniques have been proposed. Unfortunately, these techniques come with a large hardware overhead. In this paper, we present a hardware-aware pruning method where the locations of non-zero weights are derived in real-time from a Linear Feedback Shift Registers (LFSRs). Using the proposed method, we demonstrate a total saving of energy and area up to 63.96% and 64.23% for VGG-16 network on down-sampled ImageNet, respectively for iso-compression-rate and iso-accuracy.
Key facts. Cited by 2 papers in the map (data through 7 Oct 2026). First posted on arXiv 9 Nov 2019.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2024: 2.
2 papers.