Mapping high-performance RNNs to in-memory neuromorphic chips
Not on the map. Why?
Abstract (arXiv)
The increasing need for compact and low-power computing solutions for machine learning applications has triggered significant interest in energy-efficient neuromorphic systems. However, most of these architectures rely on spiking neural networks, which typically perform poorly compared to their non-spiking counterparts in terms of accuracy. In this paper, we propose a new adaptive spiking neuron model that can be abstracted as a low-pass filter. This abstraction enables faster and better training of spiking networks using back-propagation, without simulating spikes. We show that this model dramatically improves the inference performance of a recurrent neural network and validate it with three complex spatio-temporal learning tasks: the temporal addition task, the temporal copying task, and a spoken-phrase recognition task. We estimate at least 500x higher energy-efficiency using our models on compatible neuromorphic chips in comparison to Cortex-M4, a popular embedded microprocessor.
Key facts. Cited by 1 paper in the map (data through 14 Oct 2026). First posted on arXiv 25 May 2019.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 1.
1 paper.