C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs
Not on the map. Why?
Abstract (arXiv)
Recently, significant accuracy improvement has been achieved for acoustic recognition systems by increasing the model size of Long Short-Term Memory (LSTM) networks. Unfortunately, the ever-increasing size of LSTM model leads to inefficient designs on FPGAs due to the limited on-chip resources. The previous work proposes to use a pruning based compression technique to reduce the model size and thus speedups the inference on FPGAs. However, the random nature of the pruning technique transforms the dense matrices of the model to highly unstructured sparse ones, which leads to unbalanced computation and irregular memory accesses and thus hurts the overall performance and energy efficiency. In contrast, we propose to use a structured compression technique which could not only reduce the LSTM model size but also eliminate the irregularities of computation and memory accesses. This approach employs block-circulant instead of sparse matrices to compress weight matrices and reduces the storage requirement from O(k2) to O(k). Fast Fourier Transform algorithm is utilized to further accelerate the inference by reducing the computational complexity from O(k2) to O(klogk). The datapath and activation functions are quantized as 16-bit to improve the resource utilization. More importantly, we propose a comprehensive framework called C-LSTM to automatically optimize and implement a wide range of LSTM variants on FPGAs. According to the experimental results, C-LSTM achieves up to 18.8X and 33.5X gains for performance and energy efficiency compared with the state-of-the-art LSTM implementation under the same experimental setup, and the accuracy degradation is very small.
Key facts. Cited by 21 papers in the map (data through 14 Oct 2026). First posted on arXiv 14 Mar 2018.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 7; 2022: 5; 2023: 1; 2024: 1; 2025: 6; 2026: 1.
21 papers.
Sort:
By area:
- 2022Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-designcited by 31
- 2021Spartus: A 9.4 TOp/s FPGA-based LSTM Accelerator Exploiting Spatio-Temporal Sparsitycited by 20
- 2022An Automatic and Efficient BERT Pruning for Edge AI Systemscited by 13
- 2022RecLight: A Recurrent Neural Network Accelerator with Integrated Silicon Photonicscited by 12
- 2021BlockGNN: Towards Efficient GNN Acceleration Using Block-Circulant Weight Matricescited by 11
- 2021GRIM: A General, Real-Time Deep Learning Inference Framework for Mobile Devices based on Fine-Grained Structured Weight Sparsitycited by 10
- 2024A survey on FPGA-based accelerator for ML modelscited by 7
- 2023A Comprehensive Review and a Taxonomy of Edge Machine Learning: Requirements, Paradigms, and Techniquescited by 4
- 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inferencecited by 2
- 2025Parameter-Efficient Fine-Tuning with Circulant and Diagonal Vectorscited by 2
- 2021BRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsificationcited by 1
- 2021Smartphone Impostor Detection with Behavioral Data Privacy and Minimalist Hardware Supportcited by 1
9 more
- 2022Algorithm and Hardware Co-Design of Energy-Efficient LSTM Networks for Video Recognition with Hierarchical Tucker Tensor Decompositioncited by 1
- 2025Robust Group Anomaly Detection for Quasi-Periodic Network Time Seriescited by 1
- 2021MOHAQ: Multi-Objective Hardware-Aware Quantization of Recurrent Neural Networkscited by 0
- 2021Efficient Non-linear Calculatorscited by 0
- 2025SenDaL: An Effective and Efficient Calibration Framework of Low-Cost Sensors for Daily Lifecited by 0
- 2025Penrose Tiled Low-Rank Compression and Section-Wise Q&A Fine-Tuning: A General Framework for Domain-Specific Large Language Model Adaptationcited by 0
- 2025FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMscited by 0
- 2025FLToP CTC: Frame-Level Token Pruning via Relative Threshold for Efficient and Memory-Saving Decoding on Diverse Platformscited by 0
- 2026Mugi: Value Level Parallelism For Efficient LLMscited by 0
- 2026Mugi: Value Level Parallelism For Efficient LLMs15 Jan 2026
- 2025FLToP CTC: Frame-Level Token Pruning via Relative Threshold for Efficient and Memory-Saving Decoding on Diverse Platforms10 Oct 2025
- 2025FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs25 Jun 2025
- 2025Robust Group Anomaly Detection for Quasi-Periodic Network Time Series20 Jun 2025
- 2025Parameter-Efficient Fine-Tuning with Circulant and Diagonal Vectors1 May 2025
- 2025Penrose Tiled Low-Rank Compression and Section-Wise Q&A Fine-Tuning: A General Framework for Domain-Specific Large Language Model Adaptation28 Mar 2025
- 2025SenDaL: An Effective and Efficient Calibration Framework of Low-Cost Sensors for Daily Life12 Feb 2025
- 2024A survey on FPGA-based accelerator for ML models20 Dec 2024
- 2023A Comprehensive Review and a Taxonomy of Edge Machine Learning: Requirements, Paradigms, and Techniques16 Feb 2023
- 2022Algorithm and Hardware Co-Design of Energy-Efficient LSTM Networks for Video Recognition with Hierarchical Tucker Tensor Decomposition5 Dec 2022
- 2022Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design20 Sep 2022
- 2022RecLight: A Recurrent Neural Network Accelerator with Integrated Silicon Photonics31 Aug 2022
9 more
- 2022An Automatic and Efficient BERT Pruning for Edge AI Systems21 Jun 2022
- 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inference14 Feb 2022
- 2021Efficient Non-linear Calculators26 Sep 2021
- 2021GRIM: A General, Real-Time Deep Learning Inference Framework for Mobile Devices based on Fine-Grained Structured Weight Sparsity25 Aug 2021
- 2021Spartus: A 9.4 TOp/s FPGA-based LSTM Accelerator Exploiting Spatio-Temporal Sparsity4 Aug 2021
- 2021MOHAQ: Multi-Objective Hardware-Aware Quantization of Recurrent Neural Networks2 Aug 2021
- 2021BlockGNN: Towards Efficient GNN Acceleration Using Block-Circulant Weight Matrices13 Apr 2021
- 2021Smartphone Impostor Detection with Behavioral Data Privacy and Minimalist Hardware Support11 Mar 2021
- 2021BRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsification7 Jan 2021
- 2022Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-designcited by 31
- 2021Spartus: A 9.4 TOp/s FPGA-based LSTM Accelerator Exploiting Spatio-Temporal Sparsitycited by 20
- 2022An Automatic and Efficient BERT Pruning for Edge AI Systemscited by 13
- 2022RecLight: A Recurrent Neural Network Accelerator with Integrated Silicon Photonicscited by 12
- 2021BlockGNN: Towards Efficient GNN Acceleration Using Block-Circulant Weight Matricescited by 11
- 2024A survey on FPGA-based accelerator for ML modelscited by 7
- 2023A Comprehensive Review and a Taxonomy of Edge Machine Learning: Requirements, Paradigms, and Techniquescited by 4
- 2022Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inferencecited by 2
- 2025Parameter-Efficient Fine-Tuning with Circulant and Diagonal Vectorscited by 2
- 2021BRDS: An FPGA-based LSTM Accelerator with Row-Balanced Dual-Ratio Sparsificationcited by 1
- 2021Smartphone Impostor Detection with Behavioral Data Privacy and Minimalist Hardware Supportcited by 1
- 2022Algorithm and Hardware Co-Design of Energy-Efficient LSTM Networks for Video Recognition with Hierarchical Tucker Tensor Decompositioncited by 1
12 most cited of 19 All 19 (JSON)
- 2026Mugi: Value Level Parallelism For Efficient LLMs15 Jan 2026
- 2025FINN-GL: Generalized Mixed-Precision Extensions for FPGA-Accelerated LSTMs25 Jun 2025
- 2025Robust Group Anomaly Detection for Quasi-Periodic Network Time Series20 Jun 2025
- 2025Parameter-Efficient Fine-Tuning with Circulant and Diagonal Vectors1 May 2025
- 2025Penrose Tiled Low-Rank Compression and Section-Wise Q&A Fine-Tuning: A General Framework for Domain-Specific Large Language Model Adaptation28 Mar 2025
- 2025SenDaL: An Effective and Efficient Calibration Framework of Low-Cost Sensors for Daily Life12 Feb 2025
- 2024A survey on FPGA-based accelerator for ML models20 Dec 2024
- 2023A Comprehensive Review and a Taxonomy of Edge Machine Learning: Requirements, Paradigms, and Techniques16 Feb 2023
- 2022Algorithm and Hardware Co-Design of Energy-Efficient LSTM Networks for Video Recognition with Hierarchical Tucker Tensor Decomposition5 Dec 2022
- 2022Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design20 Sep 2022
- 2022RecLight: A Recurrent Neural Network Accelerator with Integrated Silicon Photonics31 Aug 2022
- 2022An Automatic and Efficient BERT Pruning for Edge AI Systems21 Jun 2022
12 newest of 19 All 19 (JSON)