Loom: Exploiting Weight and Activation Precisions to Accelerate Convolutional Neural Networks
Not on the map. Why?
Abstract (arXiv)
Loom (LM), a hardware inference accelerator for Convolutional Neural Networks (CNNs) is presented. In LM every bit of data precision that can be saved translates to proportional performance gains. Specifically, for convolutional layers LM's execution time scales inversely proportionally with the precisions of both weights and activations. For fully-connected layers LM's performance scales inversely proportionally with the precision of the weights. LM targets area- and bandwidth-constrained System-on-a-Chip designs such as those found on mobile devices that cannot afford the multi-megabyte buffers that would be needed to store each layer on-chip. Accordingly, given a data bandwidth budget, LM boosts energy efficiency and performance over an equivalent bit-parallel accelerator. For both weights and activations LM can exploit profile-derived perlayer precisions. However, at runtime LM further trims activation precisions at a much smaller than a layer granularity. Moreover, it can naturally exploit weight precision variability at a smaller granularity than a layer. On average, across several image classification CNNs and for a configuration that can perform the equivalent of 128 16b x 16b multiply-accumulate operations per cycle LM outperforms a state-of-the-art bit-parallel accelerator [1] by 4.38x without any loss in accuracy while being 3.54x more energy efficient. LM can trade-off accuracy for additional improvements in execution performance and energy efficiency and compares favorably to an accelerator that targeted only activation precisions. We also study 2- and 4-bit LM variants and find the the 2-bit per cycle variant is the most energy efficient.
Key facts. Cited by 11 papers in the map (data through 7 Oct 2026). First posted on arXiv 23 Jun 2017.
Builds on
No reference list yet.
Built on by
Citing papers per year: 2021: 3; 2022: 6; 2023: 0; 2024: 0; 2025: 2.
11 papers.
- 2022Hardware Approximate Techniques for Deep Neural Network Accelerators: A Surveycited by 39
- 2022Enable Deep Learning on Mobile Devices: Methods, Systems, and Applicationscited by 32
- 2022Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputationcited by 12
- 2022FlexBlock: A Flexible DNN Training Accelerator with Multi-Mode Block Floating Point Supportcited by 10
- 2022Accelerating Attention through Gradient-Based Learned Runtime Pruningcited by 8
- 20212-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiencycited by 4
- 2021Rethinking Floating Point Overheads for Mixed Precision DNN Acceleratorscited by 3
- 2021HiKonv: High Throughput Quantized Convolution With Novel Bit-wise Management and Computationcited by 2
- 2025Towards Efficient and Accurate Spiking Neural Networks via Adaptive Bit Allocationcited by 2
- 2022HiKonv: Maximizing the Throughput of Quantized Convolution With Novel Bit-wise Management and Computationcited by 0
- 2025Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffscited by 0
- 2025Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs4 Sep 2025
- 2025Towards Efficient and Accurate Spiking Neural Networks via Adaptive Bit Allocation30 Jun 2025
- 2022Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation1 Sep 2022
- 2022HiKonv: Maximizing the Throughput of Quantized Convolution With Novel Bit-wise Management and Computation22 Jul 2022
- 2022Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications25 Apr 2022
- 2022Accelerating Attention through Gradient-Based Learned Runtime Pruning7 Apr 2022
- 2022Hardware Approximate Techniques for Deep Neural Network Accelerators: A Survey16 Mar 2022
- 2022FlexBlock: A Flexible DNN Training Accelerator with Multi-Mode Block Floating Point Support13 Mar 2022
- 2021HiKonv: High Throughput Quantized Convolution With Novel Bit-wise Management and Computation28 Dec 2021
- 20212-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency11 Sep 2021
- 2021Rethinking Floating Point Overheads for Mixed Precision DNN Accelerators27 Jan 2021