# Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks

arXiv: https://arxiv.org/abs/2205.07949 · HTML: https://mlsanity.com/paper/2205.07949/

## Key facts

- Cited by 3 papers in the map (data through 14 Oct 2026).
- First posted on arXiv 16 May 2022.

## Built on by (most cited first, 3 of 3)

- [PGR-DRC: Pre-Global Routing DRC Violation Prediction Using Unsupervised Learning](https://mlsanity.com/paper/2507.13355/) (2025)
- [Event-Based Crossing Dataset (EBCD)](https://mlsanity.com/paper/2503.17499/) (2025)
- [DVA-Neurons: Design and Verification of Adaptive LIF Neurons: From Single-Neuron Dynamics to Multi-Neuron Spiking Networks](https://mlsanity.com/paper/2609.22775/) (2026)

## Abstract (arXiv)

As the demand for high-performance microprocessors increases, the circuit complexity and the rate of data transfer increases resulting in higher power consumption. We propose a clocking architecture that uses a series LC resonance and inductor matching technique to address this bottleneck. By employing pulsed resonance, the switching power dissipated is recycled back. The inductor matching technique aids in reducing the skew, increasing the robustness of the clock network. This new resonant architecture saves over 43% power and 91% skew clocking a range of 1--5 GHz, compared to a conventional primary-secondary flip-flop-based CMOS architecture.