# XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference

arXiv: https://arxiv.org/abs/1807.03010 · HTML: https://mlsanity.com/paper/1807.03010/

## Key facts

- Cited by 30 papers in the map (data through 14 Oct 2026).
- First posted on arXiv 9 Jul 2018.

## Built on by (most cited first, 30 of 30)

- [Hardware Approximate Techniques for Deep Neural Network Accelerators: A Survey](https://mlsanity.com/paper/2203.08737/) (2022)
- [Quantization Backdoors to Deep Learning Commercial Frameworks](https://mlsanity.com/paper/2108.09187/) (2021)
- [Neuromorphic Wireless Cognition: Event-Driven Semantic Communications for Remote Inference](https://mlsanity.com/paper/2206.06047/) (2022)
- [Quantum Annealing Formulation for Binary Neural Networks](https://mlsanity.com/paper/2107.02751/) (2021)
- [RA-BNN: Constructing Robust & Accurate Binary Neural Network to Simultaneously Defend Adversarial Bit-Flip Attack and Improve Accuracy](https://mlsanity.com/paper/2103.13813/) (2021)
- [Distributed On-Sensor Compute System for AR/VR Devices: A Semi-Analytical Simulation Framework for Power Estimation](https://mlsanity.com/paper/2203.07474/) (2022)
- [Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC with 2-to-8b DNN Acceleration and 30%-Boost Adaptive Body Biasing](https://mlsanity.com/paper/2305.08415/) (2023)
- [Ultra-compact Binary Neural Networks for Human Activity Recognition on RISC-V Processors](https://mlsanity.com/paper/2205.12781/) (2022)
- [Benchmarking Ultra-Low-Power μNPUs](https://mlsanity.com/paper/2503.22567/) (2025)
- [Efficient Deep Learning Infrastructures for Embedded Computing Systems: A Comprehensive Survey and Future Envision](https://mlsanity.com/paper/2411.01431/) (2024)
- [RedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration](https://mlsanity.com/paper/2301.03904/) (2023)
- [RBNN: Memory-Efficient Reconfigurable Deep Binary Neural Network with IP Protection for Internet of Things](https://mlsanity.com/paper/2105.03822/) (2021)
- [An All-digital 8.6-nJ/Frame 65-nm Tsetlin Machine Image Classification Accelerator](https://mlsanity.com/paper/2501.19347/) (2025)
- [On Space Folds of ReLU Neural Networks](https://mlsanity.com/paper/2502.09954/) (2025)
- [Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric Quantizer](https://mlsanity.com/paper/2104.00210/) (2021)
- [Vau da muntanialas: Energy-efficient multi-die scalable acceleration of RNN inference](https://mlsanity.com/paper/2202.07462/) (2022)
- [PalQuant: Accelerating High-precision Networks on Low-precision Accelerators](https://mlsanity.com/paper/2208.01944/) (2022)
- [An Open-Source HW-SW Co-Development Framework Enabling Efficient Multi-Accelerator Systems](https://mlsanity.com/paper/2508.14582/) (2025)
- [BrainTTA: A 35 fJ/op Compiler Programmable Mixed-Precision Transport-Triggered NN SoC](https://mlsanity.com/paper/2211.11331/) (2022)
- [Energy-frugal and Interpretable AI Hardware Design using Learning Automata](https://mlsanity.com/paper/2305.11928/) (2023)
- [Toward Attention-based TinyML: A Heterogeneous Accelerated Architecture and Automated Deployment Flow](https://mlsanity.com/paper/2408.02473/) (2024)
- [Runtime Tunable Tsetlin Machines for Edge Inference on eFPGAs](https://mlsanity.com/paper/2502.07823/) (2025)
- [Stochastic Engrams for Efficient Continual Learning](https://mlsanity.com/paper/2503.21436/) (2025)
- [A Motion-Aware Vector Quantization Framework with Centroid Reuse for Efficient VLA Inference](https://mlsanity.com/paper/2607.24148/) (2026)
- [A Construction Kit for Efficient Low Power Neural Network Accelerator Designs](https://mlsanity.com/paper/2106.12810/) (2021)
- [Low- and Mixed-Precision Inference Accelerators](https://mlsanity.com/paper/2206.12358/) (2022)
- [Cost-Driven Hardware-Software Co-Optimization of Machine Learning Pipelines](https://mlsanity.com/paper/2310.07940/) (2023)
- [CAMformer: Associative Memory is All You Need](https://mlsanity.com/paper/2511.19740/) (2025)
- [PiC-BNN: A 128-kbit 65 nm Processing-in-CAM-Based End-to-End Binary Neural Network Accelerator](https://mlsanity.com/paper/2601.19920/) (2026)
- [Active Continual Learning with Metaplastic Binary Bayesian Neural Networks](https://mlsanity.com/paper/2605.30198/) (2026)

## Abstract (arXiv)

Binary Neural Networks (BNNs) are promising to deliver accuracy comparable to conventional deep neural networks at a fraction of the cost in terms of memory and energy. In this paper, we introduce the XNOR Neural Engine (XNE), a fully digital configurable hardware accelerator IP for BNNs, integrated within a microcontroller unit (MCU) equipped with an autonomous I/O subsystem and hybrid SRAM / standard cell memory. The XNE is able to fully compute convolutional and dense layers in autonomy or in cooperation with the core in the MCU to realize more complex behaviors. We show post-synthesis results in 65nm and 22nm technology for the XNE IP and post-layout results in 22nm for the full MCU indicating that this system can drop the energy cost per binary operation to 21.6fJ per operation at 0.4V, and at the same time is flexible and performant enough to execute state-of-the-art BNN topologies such as ResNet-34 in less than 2.2mJ per frame at 8.9 fps.
