{"list":"other","total":52,"rows":[{"id":"2302.06590","title":"The Impact of AI on Developer Productivity: Evidence from GitHub Copilot","created":"2023-02-13","cited_by_count":274},{"id":"2309.07544","title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","created":"2023-09-14","cited_by_count":252},{"id":"2308.00708","title":"VeriGen: A Large Language Model for Verilog Code Generation","created":"2023-07-28","cited_by_count":200},{"id":"2311.00176","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","created":"2023-10-31","cited_by_count":174},{"id":"2308.05345","title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","created":"2023-08-10","cited_by_count":148},{"id":"2305.13243","title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design","created":"2023-05-22","cited_by_count":140},{"id":"2308.10204","title":"ChatEDA: A Large Language Model Powered Autonomous Agent for EDA","created":"2023-08-20","cited_by_count":122},{"id":"2212.11140","title":"Benchmarking Large Language Models for Automated Verilog RTL Code Generation","created":"2022-12-13","cited_by_count":115},{"id":"2305.14019","title":"ChipGPT: How far are we from natural language hardware design","created":"2023-05-23","cited_by_count":105},{"id":"2505.02279","title":"A survey of agent interoperability protocols: Model Context Protocol (MCP), Agent Communication Protocol (ACP), Agent-to-Agent Protocol (A2A), and Agent Network Protocol (ANP)","created":"2025-05-04","cited_by_count":101},{"id":"2311.16543","title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models","created":"2023-11-28","cited_by_count":100},{"id":"2408.08927","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","created":"2024-08-15","cited_by_count":85},{"id":"2311.04887","title":"AutoChip: Automating HDL Generation Using LLM Feedback","created":"2023-11-08","cited_by_count":83},{"id":"2102.03357","title":"Machine Learning for Electronic Design Automation: A Survey","created":"2021-01-10","cited_by_count":72},{"id":"2309.10730","title":"GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models","created":"2023-09-19","cited_by_count":61},{"id":"2506.14074","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","created":"2025-06-17","cited_by_count":44},{"id":"2402.03289","title":"Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS","created":"2024-02-05","cited_by_count":43},{"id":"2409.12993","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","created":"2024-09-19","cited_by_count":42},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41},{"id":"2406.00115","title":"Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction","created":"2024-05-31","cited_by_count":39},{"id":"2403.11202","title":"Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework","created":"2024-03-17","cited_by_count":36},{"id":"2409.11414","title":"RTLRewriter: Methodologies for Large Models aided RTL Code Optimization","created":"2024-09-04","cited_by_count":31},{"id":"2502.15832","title":"DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model","created":"2025-02-20","cited_by_count":23},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19},{"id":"2407.18271","title":"Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning","created":"2024-07-21","cited_by_count":15},{"id":"2312.01022","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","created":"2023-12-02","cited_by_count":14},{"id":"2504.15804","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","created":"2025-04-22","cited_by_count":14},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13},{"id":"2403.07257","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","created":"2024-03-12","cited_by_count":12},{"id":"2502.10857","title":"Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automation","created":"2025-02-15","cited_by_count":12},{"id":"2503.16514","title":"VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric","created":"2025-03-15","cited_by_count":12},{"id":"2602.10218","title":"ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs","created":"2026-02-10","cited_by_count":12},{"id":"2501.05470","title":"RTLSquad: Multi-Agent Based Interpretable RTL Design","created":"2025-01-06","cited_by_count":9},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9},{"id":"2504.19959","title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","created":"2025-04-28","cited_by_count":9},{"id":"2507.19570","title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","created":"2025-07-25","cited_by_count":9},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9},{"id":"2512.23189","title":"The Dawn of Agentic EDA: A Survey of Autonomous Digital Chip Design","created":"2025-12-29","cited_by_count":7},{"id":"2007.09976","title":"Energy Efficient Computing Systems: Architectures, Abstractions and Modeling to Techniques and Standards","created":"2020-07-20","cited_by_count":6},{"id":"2508.01012","title":"AutoEDA: Enabling EDA Flow Automation through Microservice-Based LLM Agents","created":"2025-08-01","cited_by_count":6},{"id":"2411.00530","title":"DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations","created":"2024-11-01","cited_by_count":5},{"id":"2503.08823","title":"ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness","created":"2025-03-11","cited_by_count":5},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5},{"id":"2507.06512","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures","created":"2025-07-09","cited_by_count":4},{"id":"2511.02285","title":"VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning","created":"2025-11-04","cited_by_count":4},{"id":"2507.02128","title":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","created":"2025-07-02","cited_by_count":3},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3},{"id":"2510.15914","title":"VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts","created":"2025-09-27","cited_by_count":2},{"id":"2601.14098","title":"A flexible language model-assisted electronic design automation framework","created":"2026-01-20","cited_by_count":2},{"id":"2504.14625","title":"Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence","created":"2025-04-20","cited_by_count":1},{"id":"2505.15701","title":"HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases","created":"2025-05-21","cited_by_count":1}],"next_cursor":null}