{"list":"other","total":100,"rows":[{"id":"2210.03629","title":"ReAct: Synergizing Reasoning and Acting in Language Models","created":"2022-10-06","cited_by_count":8695},{"id":"1603.02754","title":"XGBoost: A Scalable Tree Boosting System","created":"2016-03-09","cited_by_count":5166},{"id":"2309.07544","title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","created":"2023-09-14","cited_by_count":252},{"id":"2308.00708","title":"VeriGen: A Large Language Model for Verilog Code Generation","created":"2023-07-28","cited_by_count":200},{"id":"2308.05345","title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","created":"2023-08-10","cited_by_count":148},{"id":"2212.11140","title":"Benchmarking Large Language Models for Automated Verilog RTL Code Generation","created":"2022-12-13","cited_by_count":115},{"id":"2505.02279","title":"A survey of agent interoperability protocols: Model Context Protocol (MCP), Agent Communication Protocol (ACP), Agent-to-Agent Protocol (A2A), and Agent Network Protocol (ANP)","created":"2025-05-04","cited_by_count":101},{"id":"2311.16543","title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models","created":"2023-11-28","cited_by_count":100},{"id":"2005.00406","title":"GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning","created":"2020-04-30","cited_by_count":89},{"id":"2405.14918","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","created":"2024-05-23","cited_by_count":84},{"id":"2504.16736","title":"A Survey of AI Agent Protocols","created":"2025-04-23","cited_by_count":81},{"id":"2309.10730","title":"GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models","created":"2023-09-19","cited_by_count":61},{"id":"2407.16237","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","created":"2024-07-23","cited_by_count":56},{"id":"2001.01808","title":"AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs","created":"2020-01-06","cited_by_count":51},{"id":"2407.01910","title":"MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation","created":"2024-07-02","cited_by_count":46},{"id":"2406.18770","title":"ADO-LLM: Analog Design Bayesian Optimization with In-Context Learning of Large Language Models","created":"2024-06-26","cited_by_count":44},{"id":"2211.13382","title":"MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning","created":"2022-11-24","cited_by_count":43},{"id":"2402.03289","title":"Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS","created":"2024-02-05","cited_by_count":43},{"id":"2306.14744","title":"ChiPFormer: Transferable Chip Placement via Offline Decision Transformer","created":"2023-06-26","cited_by_count":42},{"id":"2407.03891","title":"AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design","created":"2024-07-04","cited_by_count":41},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41},{"id":"2406.00115","title":"Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction","created":"2024-05-31","cited_by_count":39},{"id":"2407.10424","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","created":"2024-07-15","cited_by_count":38},{"id":"2403.11202","title":"Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework","created":"2024-03-17","cited_by_count":36},{"id":"2407.18333","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","created":"2024-07-21","cited_by_count":36},{"id":"2509.09734","title":"MCP-AgentBench: Evaluating Real-World Language Agent Performance with MCP-Mediated Tools","created":"2025-09-10","cited_by_count":32},{"id":"2411.14436","title":"AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs","created":"2024-11-04","cited_by_count":31},{"id":"2503.15112","title":"OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation","created":"2025-03-19","cited_by_count":31},{"id":"2407.15353","title":"Customized Retrieval Augmented Generation and Benchmarking for EDA Tool Documentation QA","created":"2024-07-22","cited_by_count":28},{"id":"2403.11671","title":"HDLdebugger: Streamlining HDL debugging with Large Language Models","created":"2024-03-18","cited_by_count":26},{"id":"2405.17378","title":"RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects","created":"2024-05-27","cited_by_count":26},{"id":"2405.06840","title":"MEIC: Re-thinking RTL Debug Automation using LLMs","created":"2024-05-10","cited_by_count":25},{"id":"2406.18873","title":"LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design","created":"2024-06-27","cited_by_count":25},{"id":"2408.06810","title":"HLSPilot: LLM-based High-Level Synthesis","created":"2024-08-13","cited_by_count":25},{"id":"2501.04908","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","created":"2025-01-09","cited_by_count":25},{"id":"2508.00007","title":"Agent Network Protocol Technical White Paper","created":"2025-07-18","cited_by_count":25},{"id":"2407.18276","title":"Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design","created":"2024-07-23","cited_by_count":24},{"id":"2411.08510","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","created":"2024-11-13","cited_by_count":24},{"id":"2310.04535","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","created":"2023-10-06","cited_by_count":23},{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22},{"id":"2404.08806","title":"CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation","created":"2024-04-12","cited_by_count":19},{"id":"2411.11856","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","created":"2024-11-01","cited_by_count":19},{"id":"2407.03889","title":"Automated C/C++ Program Repair for High-Level Synthesis via Large Language Models","created":"2024-07-04","cited_by_count":18},{"id":"2412.19824","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","created":"2024-12-17","cited_by_count":18},{"id":"2506.13905","title":"Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems","created":"2025-06-16","cited_by_count":18},{"id":"2406.04373","title":"VerilogReader: LLM-Aided Hardware Test Generation","created":"2024-06-03","cited_by_count":17},{"id":"2411.16238","title":"UVLLM: An Automated Universal RTL Verification Framework using LLMs","created":"2024-11-25","cited_by_count":17},{"id":"2504.03711","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","created":"2025-03-28","cited_by_count":17},{"id":"2412.00214","title":"C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap","created":"2024-11-29","cited_by_count":16},{"id":"2412.05311","title":"DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent","created":"2024-11-28","cited_by_count":15},{"id":"2505.20302","title":"VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification","created":"2025-05-16","cited_by_count":15},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15},{"id":"2406.06575","title":"Ask-EDA: A Design Assistant Empowered by LLM, Hybrid RAG and Abbreviation De-hallucination","created":"2024-06-03","cited_by_count":14},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13},{"id":"2304.11761","title":"Hier-RTLMP: A Hierarchical Automatic Macro Placer for Large-scale Complex IP Blocks","created":"2023-04-23","cited_by_count":11},{"id":"2407.08473","title":"Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation","created":"2024-07-11","cited_by_count":11},{"id":"2502.00028","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","created":"2025-01-22","cited_by_count":11},{"id":"2502.02764","title":"LLM-USO: Large Language Model-based Universal Sizing Optimizer","created":"2025-02-04","cited_by_count":11},{"id":"2406.09606","title":"Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis","created":"2024-06-13","cited_by_count":10},{"id":"2311.03379","title":"HIDA: A Hierarchical Dataflow Compiler for High-Level Synthesis","created":"2023-11-02","cited_by_count":9},{"id":"2406.06549","title":"Large Language Model (LLM) for Standard Cell Layout Design Optimization","created":"2024-05-24","cited_by_count":9},{"id":"2407.12022","title":"ITERTL: An Iterative Framework for Fine-tuning LLMs for RTL Code Generation","created":"2024-06-28","cited_by_count":9},{"id":"2504.19959","title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","created":"2025-04-28","cited_by_count":9},{"id":"2508.03558","title":"SAGE-HLS: Syntax-Aware AST-Guided LLM for High-Level Synthesis Code Generation","created":"2025-08-05","cited_by_count":9},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9},{"id":"2405.02326","title":"Evaluating LLMs for Hardware Design and Test","created":"2024-04-23","cited_by_count":8},{"id":"2508.08137","title":"MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval-Augmented Generation","created":"2025-08-11","cited_by_count":8},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8},{"id":"2409.15281","title":"LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification","created":"2024-08-13","cited_by_count":7},{"id":"2502.10815","title":"LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models","created":"2025-02-15","cited_by_count":7},{"id":"2505.22990","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design","created":"2025-05-29","cited_by_count":7},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7},{"id":"2512.23189","title":"The Dawn of Agentic EDA: A Survey of Autonomous Digital Chip Design","created":"2025-12-29","cited_by_count":7},{"id":"2405.16072","title":"SynthAI: A Multi Agent Generative AI Framework for Automated Modular HLS Design Generation","created":"2024-05-25","cited_by_count":6},{"id":"2503.04057","title":"Insights from Rights and Wrongs: A Large Language Model for Solving Assertion Failures in RTL Design","created":"2025-03-06","cited_by_count":6},{"id":"2505.19734","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","created":"2025-05-26","cited_by_count":6},{"id":"2507.19525","title":"MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs","created":"2025-07-20","cited_by_count":6},{"id":"2508.06047","title":"ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis","created":"2025-08-08","cited_by_count":6},{"id":"2604.02811","title":"ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs","created":"2026-04-03","cited_by_count":6},{"id":"2604.15082","title":"Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC","created":"2026-04-16","cited_by_count":6},{"id":"2502.03159","title":"PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design","created":"2025-02-05","cited_by_count":5},{"id":"2503.08823","title":"ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness","created":"2025-03-11","cited_by_count":5},{"id":"2507.04736","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","created":"2025-07-07","cited_by_count":5},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5},{"id":"2507.09965","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","created":"2025-07-14","cited_by_count":4},{"id":"2510.21407","title":"REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models","created":"2025-10-24","cited_by_count":4},{"id":"2512.05371","title":"ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications","created":"2025-12-05","cited_by_count":4},{"id":"2605.04704","title":"UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification","created":"2026-05-06","cited_by_count":4},{"id":"2507.00352","title":"An AST-guided LLM Approach for SVRF Code Synthesis","created":"2025-07-01","cited_by_count":3},{"id":"2507.02128","title":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","created":"2025-07-02","cited_by_count":3},{"id":"2604.26591","title":"MappingEvolve: LLM-Driven Code Evolution for Technology Mapping","created":"2026-04-29","cited_by_count":3},{"id":"2509.08416","title":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","created":"2025-09-10","cited_by_count":2},{"id":"2604.11044","title":"Automated SVA Generation with LLMs","created":"2026-04-13","cited_by_count":2},{"id":"2606.15052","title":"PANDA: An LLM-Enhanced Performance-Driven Analog Design Framework Bridging Design Intent and Layout Generation","created":"2026-06-13","cited_by_count":2},{"id":"2407.12749","title":"ChipXplore: Natural Language Exploration of Hardware Designs and Libraries","created":"2024-07-17","cited_by_count":1},{"id":"2601.04801","title":"MPM-LLM4DSE: Reaching the Pareto Frontier in HLS with Multimodal Learning and LLM-Driven Exploration","created":"2026-01-08","cited_by_count":1},{"id":"2601.19903","title":"STELLAR: Structure-guided LLM Assertion Retrieval and Generation for Formal Verification","created":"2025-11-28","cited_by_count":1},{"id":"2604.06607","title":"CoverAssert: Iterative LLM Assertion Generation Driven by Functional Coverage via Syntax-Semantic Representations","created":"2026-04-08","cited_by_count":1},{"id":"2605.17290","title":"Debug Like a Human: Scaling LLM-based Fault Localization to Processor Design via Block-Level Instruction-Oriented Slicing","created":"2026-05-17","cited_by_count":1}],"next_cursor":null}