{"total":16,"rows":[{"id":"2602.10218","title":"ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs","created":"2026-02-10","cited_by_count":12,"area":"agents"},{"id":"2606.28279","title":"Agentic Hardware Design as Repository-Level Code Evolution","created":"2026-06-26","cited_by_count":6,"area":"agents"},{"id":"2602.16953","title":"LLM4Cov: Execution-Aware Agentic Learning for High-coverage Testbench Generation","created":"2026-02-18","cited_by_count":5,"area":"agents"},{"id":"2605.21810","title":"Trace2Skill: Verifier-Guided Skill Evolution for Long-Context EDA Agents","created":"2026-05-20","cited_by_count":3,"area":"agents"},{"id":"2603.25768","title":"UCAgent: An End-to-End Agent for Block-Level Functional Verification","created":"2026-03-26","cited_by_count":2,"area":"agents"},{"id":"2508.08709","title":"CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems","created":"2025-08-12","cited_by_count":1,"area":"agents"},{"id":"2603.03175","title":"Saarthi for AGI: Towards Domain-Specific General Intelligence for Formal Verification","created":"2026-03-03","cited_by_count":1,"area":"agents"},{"id":"2603.19347","title":"Exploring the Agentic Frontier of Verilog Code Generation","created":"2026-03-19","cited_by_count":1,"area":"agents"},{"id":"2605.12857","title":"ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation","created":"2026-05-13","cited_by_count":1,"area":"agents"},{"id":"2603.03147","title":"Agentic AI-based Coverage Closure for Formal Verification","created":"2026-03-03","cited_by_count":0,"area":"agents"},{"id":"2604.19856","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","created":"2026-04-21","cited_by_count":0,"area":"agents"},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2608.02878","title":"VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space","created":"2026-08-03","cited_by_count":0,"area":"agents"},{"id":"2609.23363","title":"TicTacBench: Benchmarking Timing Closure Capabilities of Coding Agents","created":"2026-09-20","cited_by_count":0,"area":"agents"},{"id":"2609.27067","title":"ChipMEM: Verification-Grounded Memory for EDA Agents","created":"2026-09-22","cited_by_count":0,"area":"agents"},{"id":"2610.10580","title":"A Survey on LLM-Integrated Hardware Design Verification","created":"2026-10-06","cited_by_count":0,"area":"agents"}],"next_cursor":null}