{"total":18,"rows":[{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.19941","title":"Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation","created":"2026-01-16","cited_by_count":2,"area":null},{"id":"2510.15872","title":"Multimodal Chip Physical Design Engineer Assistant","created":"2025-07-02","cited_by_count":1,"area":null},{"id":"2602.00704","title":"QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation","created":"2026-01-31","cited_by_count":1,"area":null},{"id":"2608.21962","title":"NoTB: Oracle-Free Triage of LLM-Generated RTL via Cross-Model Formal Consensus","created":"2026-08-22","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2609.28908","title":"Automatic Harness Evolution for Hardware Design Verification: Can LLMs Consolidate Gains Across Discovered Harnesses?","created":"2026-09-24","cited_by_count":1,"area":null},{"id":"2604.27780","title":"RuC: HDL-Agnostic Rule Completion Benchmark Generation","created":"2026-04-30","cited_by_count":0,"area":null},{"id":"2605.07782","title":"CktFormalizer: Autoformalization of Natural Language into Circuit Representations","created":"2026-05-08","cited_by_count":0,"area":null},{"id":"2606.05680","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","created":"2026-06-04","cited_by_count":0,"area":null},{"id":"2606.13706","title":"HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verification","created":"2026-06-09","cited_by_count":0,"area":null},{"id":"2606.17461","title":"AUTOGATE: Automated Clock Gating via Toggling-Aware LLM-based RTL Rewriting","created":"2026-06-16","cited_by_count":0,"area":null},{"id":"2607.17063","title":"When LLMs Over-Answer: Measuring and Mitigating Quality Issues in LLM-Based Hardware Description Language Question Answering","created":"2026-07-19","cited_by_count":0,"area":null},{"id":"2608.00909","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","created":"2026-08-02","cited_by_count":0,"area":null},{"id":"2609.29626","title":"iCoder-27B: Recursive AI-Led Development of Frontier Industrial Coding Model","created":"2026-08-28","cited_by_count":0,"area":null},{"id":"2609.33699","title":"SpecRead: A Benchmark for Measuring Whether Language Models Understand Hardware Specifications","created":"2026-09-27","cited_by_count":0,"area":null},{"id":"2610.05380","title":"VHDL-REPOBENCH: A Repository-Level Benchmark for Evaluating Large Language Models on VHDL Design Generation","created":"2026-10-04","cited_by_count":0,"area":null}],"next_cursor":null}