{"total":13,"rows":[{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.18067","title":"EvolVE: Evolutionary Search for LLM-based Verilog Generation and Optimization","created":"2026-01-26","cited_by_count":7,"area":null},{"id":"2510.21407","title":"REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models","created":"2025-10-24","cited_by_count":4,"area":null},{"id":"2603.08718","title":"CktEvo: Repository-Level RTL Code Benchmark for Design Evolution","created":"2026-02-10","cited_by_count":3,"area":null},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2606.12983","title":"Structured Testbench Generation for LLM-Driven HDL Design and Verification-Oriented Data Curation","created":"2026-06-11","cited_by_count":2,"area":null},{"id":"2510.15872","title":"Multimodal Chip Physical Design Engineer Assistant","created":"2025-07-02","cited_by_count":1,"area":null},{"id":"2606.05680","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","created":"2026-06-04","cited_by_count":0,"area":null},{"id":"2606.09867","title":"EstRTL: Functional Estimation Guided RTL Code Generation","created":"2026-06-01","cited_by_count":0,"area":null},{"id":"2606.17461","title":"AUTOGATE: Automated Clock Gating via Toggling-Aware LLM-based RTL Rewriting","created":"2026-06-16","cited_by_count":0,"area":null},{"id":"2606.19347","title":"How LLMs Fail and Generalize in RTL Coding for Hardware Design?","created":"2026-04-26","cited_by_count":0,"area":null},{"id":"2607.21850","title":"SCALE: Self-Supervised Constraint-Aware Layout GEneration for Local P&R DRV Fixing at Advanced Nodes","created":"2026-07-23","cited_by_count":0,"area":null}],"next_cursor":null}