{"total":14,"rows":[{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2509.20968","title":"Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning","created":"2025-09-25","cited_by_count":1,"area":null},{"id":"2509.21886","title":"TRACE: Learning to Compute on Circuit Graphs","created":"2025-09-26","cited_by_count":0,"area":null},{"id":"2510.01853","title":"Learning Representations Through Contrastive Neural Model Checking","created":"2025-10-02","cited_by_count":0,"area":null},{"id":"2601.14286","title":"GNN-based Path-aware multi-view Circuit Learning for Technology Mapping","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2603.09161","title":"Wrong Code, Right Structure: Learning Netlist Representations from Imperfect LLM-Generated RTL","created":"2026-03-10","cited_by_count":0,"area":null},{"id":"2605.08291","title":"Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation","created":"2026-05-08","cited_by_count":0,"area":null},{"id":"2605.31040","title":"UniRTL: Unifying Code and Graph for Robust RTL Representation Learning","created":"2026-05-29","cited_by_count":0,"area":null},{"id":"2607.15830","title":"RTL-Sequencer: Towards Scalable RTL Timing Prediction with the Sequence-based Paradigm","created":"2026-07-17","cited_by_count":0,"area":null},{"id":"2607.29283","title":"RTLCurator: Label-Efficient Data Curation for RTL Generation","created":"2026-07-31","cited_by_count":0,"area":null},{"id":"2608.28188","title":"Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits","created":"2026-08-28","cited_by_count":0,"area":null},{"id":"2609.03594","title":"LevelSyn: Physical-Aware Logic Synthesis via Level-Asynchronous Graph Neural Networks","created":"2026-09-03","cited_by_count":0,"area":null}],"next_cursor":null}