{"total":26,"rows":[{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2601.19439","title":"OSIRIS: Bridging Analog Circuit Design and Machine Learning with Scalable Dataset Generation","created":"2026-01-27","cited_by_count":3,"area":null},{"id":"2603.11099","title":"Graph Tokenization for Bridging Graphs and Transformers","created":"2026-03-11","cited_by_count":3,"area":null},{"id":"2511.07658","title":"ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings","created":"2025-11-10","cited_by_count":2,"area":null},{"id":"2506.01497","title":"SPICEMixer - Netlist-Level Circuit Evolution","created":"2025-06-02","cited_by_count":1,"area":null},{"id":"2601.21984","title":"PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters","created":"2026-01-29","cited_by_count":1,"area":null},{"id":"2604.08810","title":"R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII","created":"2026-04-09","cited_by_count":1,"area":null},{"id":"2604.23195","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","created":"2026-04-25","cited_by_count":1,"area":null},{"id":"2608.12197","title":"NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation","created":"2026-08-12","cited_by_count":1,"area":null},{"id":"2507.06127","title":"PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization","created":"2025-07-08","cited_by_count":0,"area":null},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2605.30345","title":"SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations","created":"2026-05-28","cited_by_count":0,"area":null},{"id":"2607.01609","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","created":"2026-07-02","cited_by_count":0,"area":null},{"id":"2607.13416","title":"EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2607.23225","title":"ParasGB: A Graph Benchmark Suite for Parasitic Estimation on AMS Circuits","created":"2026-07-25","cited_by_count":0,"area":null},{"id":"2608.12687","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.23317","title":"Spicing up Genetic Netlist Generation with LLMs","created":"2026-08-24","cited_by_count":0,"area":null},{"id":"2609.01286","title":"Analog-DB: An Agent-First Analog Integrated Circuit Database, From Blocks to Systems","created":"2026-09-01","cited_by_count":0,"area":null},{"id":"2609.26830","title":"Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits","created":"2026-09-21","cited_by_count":0,"area":null},{"id":"2609.34976","title":"Inspector: Conversational and Lightweight Analyzer of Analog Circuit Layouts Using LLM and CNNs","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.35035","title":"THEIA: A Multimodal Dataset and Benchmark for Vision-Language Analysis of Layout","created":"2026-09-28","cited_by_count":0,"area":null},{"id":"2609.36752","title":"cktFormer: Transformer-Based Approach for Automated Analog Circuit Design","created":"2026-09-29","cited_by_count":0,"area":null},{"id":"2610.03934","title":"SGAnalog: An End-to-End Circuit Benchmark from Open-Source Silicon Tapeouts","created":"2026-10-02","cited_by_count":0,"area":null},{"id":"2610.19508","title":"CktHGVAE: A Symmetric Design/State Heterogeneous Graph Variational Autoencoder for Transistor-level Analog/Mixed-signal Circuit Design and Analysis","created":"2026-10-14","cited_by_count":0,"area":null}],"next_cursor":null}