{"total":15,"rows":[{"id":"2504.15659","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","created":"2025-04-22","cited_by_count":13,"area":null},{"id":"2506.15697","title":"DeepRTL2: A Versatile Model for RTL-Related Tasks","created":"2025-05-28","cited_by_count":10,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.19697","title":"AlignCoder: Aligning Retrieval with Target Intent for Repository-Level Code Completion","created":"2026-01-27","cited_by_count":7,"area":null},{"id":"2603.08718","title":"CktEvo: Repository-Level RTL Code Benchmark for Design Evolution","created":"2026-02-10","cited_by_count":3,"area":null},{"id":"2507.03255","title":"ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis","created":"2025-07-04","cited_by_count":1,"area":null},{"id":"2508.18730","title":"Beyond Tokens: Enhancing RTL Quality Estimation via Structural Graph Learning","created":"2025-08-26","cited_by_count":1,"area":null},{"id":"2604.23602","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","created":"2026-04-26","cited_by_count":1,"area":null},{"id":"2509.21886","title":"TRACE: Learning to Compute on Circuit Graphs","created":"2025-09-26","cited_by_count":0,"area":null},{"id":"2601.14286","title":"GNN-based Path-aware multi-view Circuit Learning for Technology Mapping","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2603.00434","title":"RTLocating: Intent-aware RTL Localization for Hardware Design Iteration","created":"2026-02-28","cited_by_count":0,"area":null},{"id":"2604.15388","title":"Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation","created":"2026-04-16","cited_by_count":0,"area":null},{"id":"2605.31040","title":"UniRTL: Unifying Code and Graph for Robust RTL Representation Learning","created":"2026-05-29","cited_by_count":0,"area":null},{"id":"2608.26113","title":"PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices","created":"2026-05-28","cited_by_count":0,"area":null}],"next_cursor":null}