{"total":24,"rows":[{"id":"2511.09148","title":"LoopTool: Closing the Data-Training Loop for Robust LLM Tool Calls","created":"2025-11-12","cited_by_count":17,"area":null},{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2603.19333","title":"POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization","created":"2026-03-19","cited_by_count":11,"area":null},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2512.20823","title":"NotSoTiny: A Large, Living Benchmark for RTL Code Generation","created":"2025-12-23","cited_by_count":4,"area":null},{"id":"2507.02128","title":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","created":"2025-07-02","cited_by_count":3,"area":null},{"id":"2603.08718","title":"CktEvo: Repository-Level RTL Code Benchmark for Design Evolution","created":"2026-02-10","cited_by_count":3,"area":null},{"id":"2511.12033","title":"EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation","created":"2025-11-15","cited_by_count":2,"area":null},{"id":"2601.19941","title":"Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation","created":"2026-01-16","cited_by_count":2,"area":null},{"id":"2604.27643","title":"HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs","created":"2026-04-30","cited_by_count":2,"area":null},{"id":"2506.07945","title":"ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols","created":"2025-06-09","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2604.21952","title":"Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models","created":"2026-04-23","cited_by_count":0,"area":null},{"id":"2604.27780","title":"RuC: HDL-Agnostic Rule Completion Benchmark Generation","created":"2026-04-30","cited_by_count":0,"area":null},{"id":"2605.02285","title":"Complexity Horizons of Compressed Models in Analog Circuit Analysis","created":"2026-05-04","cited_by_count":0,"area":null},{"id":"2606.10285","title":"OpenRTLSet: A Fully Open-Source Dataset for Large Language Model-based Verilog Module Design","created":"2026-06-09","cited_by_count":0,"area":null},{"id":"2606.17074","title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","created":"2026-06-10","cited_by_count":0,"area":null},{"id":"2606.22493","title":"An LLM-Orchestrated Agent for Directional-Coupler Design with Self-Consistent Eigenmode and FDTD Validation","created":"2026-06-21","cited_by_count":0,"area":null},{"id":"2607.17063","title":"When LLMs Over-Answer: Measuring and Mitigating Quality Issues in LLM-Based Hardware Description Language Question Answering","created":"2026-07-19","cited_by_count":0,"area":null},{"id":"2608.28160","title":"Gen-TAS: A Generative AI-Aided Hardware-Software Task Allocation Framework for FPGA-GPP Heterogeneous Systems","created":"2026-08-28","cited_by_count":0,"area":null},{"id":"2610.16625","title":"LATCH: LLM-Assisted Timing Closure Harness for Post-Route FPGA Optimisation","created":"2026-10-12","cited_by_count":0,"area":null}],"next_cursor":null}