{"total":15,"rows":[{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2503.08823","title":"ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness","created":"2025-03-11","cited_by_count":5,"area":null},{"id":"2511.22749","title":"VeriDispatcher: Multi-Model Dispatching through Pre-Inference Difficulty Prediction for RTL Generation Optimization","created":"2025-11-27","cited_by_count":5,"area":null},{"id":"2512.20823","title":"NotSoTiny: A Large, Living Benchmark for RTL Code Generation","created":"2025-12-23","cited_by_count":4,"area":null},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2506.04544","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","created":"2025-06-05","cited_by_count":2,"area":null},{"id":"2510.15914","title":"VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts","created":"2025-09-27","cited_by_count":2,"area":null},{"id":"2511.12033","title":"EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation","created":"2025-11-15","cited_by_count":2,"area":null},{"id":"2511.20099","title":"QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design","created":"2025-11-25","cited_by_count":1,"area":null},{"id":"2604.23602","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","created":"2026-04-26","cited_by_count":1,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2606.05680","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","created":"2026-06-04","cited_by_count":0,"area":null},{"id":"2606.15500","title":"LLM4RTL: Tool-Assisted LLM for RTL Generation","created":"2026-06-13","cited_by_count":0,"area":null},{"id":"2607.22759","title":"Benchmarking LLMs for Verilog Design Flows","created":"2026-07-23","cited_by_count":0,"area":null}],"next_cursor":null}