{"total":15,"rows":[{"id":"2504.00592","title":"NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference","created":"2025-04-01","cited_by_count":14,"area":null},{"id":"2512.12850","title":"KANEL\\'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation","created":"2025-12-14","cited_by_count":13,"area":null},{"id":"2507.04535","title":"da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs","created":"2025-07-06","cited_by_count":8,"area":null},{"id":"2510.15655","title":"WARP-LUTs -- Walsh-Assisted Relaxation for Probabilistic Look Up Tables","created":"2025-10-17","cited_by_count":6,"area":null},{"id":"2511.00812","title":"LL-ViT: Edge Deployable Vision Transformers with Look Up Table Neurons","created":"2025-11-02","cited_by_count":3,"area":null},{"id":"2602.03527","title":"WARP Logic Neural Networks","created":"2026-02-03","cited_by_count":2,"area":null},{"id":"2511.06067","title":"Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework","created":"2025-11-08","cited_by_count":1,"area":null},{"id":"2601.19940","title":"Continuous-Flow Data-Rate-Aware CNN Inference on FPGA","created":"2026-01-16","cited_by_count":1,"area":null},{"id":"2602.07400","title":"BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks","created":"2026-02-07","cited_by_count":1,"area":null},{"id":"2604.22293","title":"HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference","created":"2026-04-24","cited_by_count":1,"area":null},{"id":"2507.19205","title":"Physics-Informed Graph Neural Networks for Transverse Momentum Estimation in CMS Trigger Systems","created":"2025-07-25","cited_by_count":0,"area":null},{"id":"2601.09773","title":"Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization","created":"2026-01-14","cited_by_count":0,"area":null},{"id":"2603.22770","title":"From Arithmetic to Logic: The Resilience of Logic and Lookup-Based Neural Networks Under Parameter Bit-Flips","created":"2026-03-24","cited_by_count":0,"area":null},{"id":"2608.12140","title":"FQTree: Fine-grained Quantization and Hardware Generation of Boosted Decision Trees","created":"2026-08-12","cited_by_count":0,"area":null},{"id":"2609.09254","title":"DiffLUT-Net: Differentiable Training of FPGA LUT Networks with Learnable Connectivity","created":"2026-09-08","cited_by_count":0,"area":null}],"next_cursor":null}