{"total":14,"rows":[{"id":"2506.08785","title":"POLARON: Precision-aware On-device Learning and Adaptive Runtime-cONfigurable AI acceleration","created":"2025-06-10","cited_by_count":4,"area":null},{"id":"2508.16703","title":"ShadowNPU: System and Algorithm Co-design for NPU-Centric On-Device LLM Inference","created":"2025-08-22","cited_by_count":4,"area":null},{"id":"2508.13049","title":"XR-NPE: High-Throughput Mixed-precision SIMD Neural Processing Engine for Extended Reality Perception Workloads","created":"2025-08-18","cited_by_count":3,"area":null},{"id":"2511.06067","title":"Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework","created":"2025-11-08","cited_by_count":1,"area":null},{"id":"2511.12544","title":"FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration","created":"2025-11-16","cited_by_count":1,"area":null},{"id":"2601.17279","title":"SPADE: A SIMD Posit-enabled compute engine for Accelerating DNN Efficiency","created":"2026-01-24","cited_by_count":1,"area":null},{"id":"2503.14354","title":"Retrospective: A CORDIC Based Configurable Activation Function for NN Applications","created":"2025-03-18","cited_by_count":0,"area":null},{"id":"2510.10676","title":"Bhasha-Rupantarika: Algorithm-Hardware Co-design approach for Multilingual Neural Machine Translation","created":"2025-10-12","cited_by_count":0,"area":null},{"id":"2603.01069","title":"SHIELD8-UAV: Sequential 8-bit Hardware Implementation of a Precision-Aware 1D-F-CNN for Low-Energy UAV Acoustic Detection and Temporal Tracking","created":"2026-03-01","cited_by_count":0,"area":null},{"id":"2604.03626","title":"L-SPINE: A Low-Precision SIMD Spiking Neural Compute Engine for Resource-efficient Edge Inference","created":"2026-04-04","cited_by_count":0,"area":null},{"id":"2604.09124","title":"MATCHA: Efficient Deployment of Deep Neural Networks on Multi-Accelerator Heterogeneous Edge SoCs","created":"2026-04-10","cited_by_count":0,"area":null},{"id":"2605.06875","title":"EULER-ADAS: Energy-Efficient & SIMD-Unified Logarithmic-Posit Engine for Precision-Reconfigurable Approximate ADAS Acceleration","created":"2026-05-07","cited_by_count":0,"area":null},{"id":"2605.20717","title":"E-ReCON: An Energy- and Resource-Efficient Precision-Configurable Sparse nvCIM Macro for Conventional and Spiking Neural Edge Inference","created":"2026-05-20","cited_by_count":0,"area":null},{"id":"2606.09946","title":"SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC","created":"2026-06-08","cited_by_count":0,"area":null}],"next_cursor":null}