{"total":14,"rows":[{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.21448","title":"ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design","created":"2026-01-29","cited_by_count":8,"area":null},{"id":"2511.22749","title":"VeriDispatcher: Multi-Model Dispatching through Pre-Inference Difficulty Prediction for RTL Generation Optimization","created":"2025-11-27","cited_by_count":5,"area":null},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2510.15914","title":"VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts","created":"2025-09-27","cited_by_count":2,"area":null},{"id":"2512.00045","title":"Assessing Large Language Models in Generating RTL Design Specifications","created":"2025-11-17","cited_by_count":2,"area":null},{"id":"2510.08664","title":"Faver: Boosting LLM-based RTL Generation with Function Abstracted Verifiable Middleware","created":"2025-10-09","cited_by_count":1,"area":null},{"id":"2511.06067","title":"Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework","created":"2025-11-08","cited_by_count":1,"area":null},{"id":"2602.00704","title":"QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation","created":"2026-01-31","cited_by_count":1,"area":null},{"id":"2608.03738","title":"AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits","created":"2026-08-04","cited_by_count":1,"area":null},{"id":"2603.25769","title":"IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution","created":"2026-03-26","cited_by_count":0,"area":null},{"id":"2606.15500","title":"LLM4RTL: Tool-Assisted LLM for RTL Generation","created":"2026-06-13","cited_by_count":0,"area":null},{"id":"2606.19387","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","created":"2026-06-16","cited_by_count":0,"area":null},{"id":"2608.10090","title":"CHORUS: Complementary Experts for High-Coverage Testbench Stimulus Generation","created":"2026-08-10","cited_by_count":0,"area":null}],"next_cursor":null}