{"total":19,"rows":[{"id":"2503.08923","title":"Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset","created":"2025-03-11","cited_by_count":10,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2512.00119","title":"NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration","created":"2025-11-27","cited_by_count":9,"area":null},{"id":"2604.02811","title":"ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs","created":"2026-04-03","cited_by_count":6,"area":null},{"id":"2601.13864","title":"HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation","created":"2026-01-20","cited_by_count":5,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2506.10704","title":"Formalising Software Requirements using Large Language Models","created":"2025-06-12","cited_by_count":2,"area":null},{"id":"2511.12033","title":"EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation","created":"2025-11-15","cited_by_count":2,"area":null},{"id":"2604.27643","title":"HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs","created":"2026-04-30","cited_by_count":2,"area":null},{"id":"2512.02080","title":"The 4/$\\delta$ Bound: Designing Predictable LLM-Verifier Systems for Formal Method Guarantee","created":"2025-11-30","cited_by_count":1,"area":null},{"id":"2601.19903","title":"STELLAR: Structure-guided LLM Assertion Retrieval and Generation for Formal Verification","created":"2025-11-28","cited_by_count":1,"area":null},{"id":"2602.13851","title":"Evaluating LLM-Generated ACSL Annotations for Formal Verification","created":"2026-02-14","cited_by_count":1,"area":null},{"id":"2605.25181","title":"SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generation","created":"2026-05-24","cited_by_count":1,"area":null},{"id":"2607.13303","title":"Faithful Autoformalization of Natural Language Assertions","created":"2026-07-14","cited_by_count":1,"area":null},{"id":"2608.21962","title":"NoTB: Oracle-Free Triage of LLM-Generated RTL via Cross-Model Formal Consensus","created":"2026-08-22","cited_by_count":1,"area":null},{"id":"2609.05658","title":"Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations","created":"2026-09-04","cited_by_count":1,"area":null},{"id":"2506.14627","title":"Working Document -- Formalising Software Requirements with Large Language Models","created":"2025-06-17","cited_by_count":0,"area":null},{"id":"2608.18482","title":"Coverage-Driven RTL Assertion Generation with Formal Exploration and Neuro-Symbolic Refinement","created":"2026-08-19","cited_by_count":0,"area":null},{"id":"2609.19844","title":"Trust, but Validate the Instrument: Auditing AI-Generated RTL Verification Plans on Authored Security-Regression Proxies","created":"2026-09-17","cited_by_count":0,"area":null}],"next_cursor":null}