{"total":15,"rows":[{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2508.13157","title":"Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists","created":"2025-06-27","cited_by_count":7,"area":null},{"id":"2601.22114","title":"SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence","created":"2026-01-29","cited_by_count":4,"area":null},{"id":"2507.10639","title":"Evaluating LLM-based Workflows for Switched-Mode Power Supply Design","created":"2025-07-14","cited_by_count":2,"area":null},{"id":"2604.23195","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","created":"2026-04-25","cited_by_count":1,"area":null},{"id":"2608.12197","title":"NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation","created":"2026-08-12","cited_by_count":1,"area":null},{"id":"2605.01404","title":"AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2606.17074","title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","created":"2026-06-10","cited_by_count":0,"area":null},{"id":"2607.01609","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","created":"2026-07-02","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.26113","title":"PICasso: An AI-Enabled Design Framework for Autonomous Optimization of Silicon Photonic Devices","created":"2026-05-28","cited_by_count":0,"area":null},{"id":"2609.01286","title":"Analog-DB: An Agent-First Analog Integrated Circuit Database, From Blocks to Systems","created":"2026-09-01","cited_by_count":0,"area":null},{"id":"2609.26830","title":"Validation and Simulation Catch Different Errors: Four Levels of Evaluation for LLM-Generated Circuits","created":"2026-09-21","cited_by_count":0,"area":null},{"id":"2610.03934","title":"SGAnalog: An End-to-End Circuit Benchmark from Open-Source Silicon Tapeouts","created":"2026-10-02","cited_by_count":0,"area":null}],"next_cursor":null}