{"total":13,"rows":[{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2505.22086","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","created":"2025-05-28","cited_by_count":7,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2602.02849","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","created":"2026-02-02","cited_by_count":5,"area":null},{"id":"2507.10639","title":"Evaluating LLM-based Workflows for Switched-Mode Power Supply Design","created":"2025-07-14","cited_by_count":2,"area":null},{"id":"2508.10409","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","created":"2025-08-14","cited_by_count":1,"area":null},{"id":"2603.24714","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","created":"2026-03-25","cited_by_count":1,"area":null},{"id":"2607.03701","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","created":"2026-07-04","cited_by_count":1,"area":null},{"id":"2604.07387","title":"A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations","created":"2026-04-08","cited_by_count":0,"area":null},{"id":"2607.11338","title":"AutoVSR: Automatic Visual-to-Symbolic Reasoning for Symbolic Expression Generation from Circuit Schematic","created":"2026-07-13","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null},{"id":"2608.13767","title":"Simulation-Aware In-Context Policy Improvement for LLM-Aided Analog Layout Refinement","created":"2026-08-13","cited_by_count":0,"area":null}],"next_cursor":null}