{"total":14,"rows":[{"id":"2504.03711","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","created":"2025-03-28","cited_by_count":17,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2507.06512","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures","created":"2025-07-09","cited_by_count":4,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2511.20099","title":"QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design","created":"2025-11-25","cited_by_count":1,"area":null},{"id":"2603.17296","title":"GUIDE: GenAI Units In Digital Design Education","created":"2026-03-18","cited_by_count":1,"area":null},{"id":"2605.10807","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","created":"2026-05-11","cited_by_count":1,"area":null},{"id":"2607.03701","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","created":"2026-07-04","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2512.03053","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","created":"2025-11-25","cited_by_count":0,"area":null},{"id":"2606.13735","title":"VHDLSuite: Unified Pipeline for LLM VHDL Generation with Data Synthesis and Evaluation","created":"2026-06-11","cited_by_count":0,"area":null},{"id":"2607.05915","title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","created":"2026-07-07","cited_by_count":0,"area":null},{"id":"2608.05063","title":"Hardware Design and Security in the Era of Chiplets and LLMs","created":"2026-08-05","cited_by_count":0,"area":null}],"next_cursor":null}