{"total":18,"rows":[{"id":"2411.12930","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","created":"2024-11-19","cited_by_count":22,"area":null},{"id":"2505.24138","title":"AMSbench: A Comprehensive Benchmark for Evaluating MLLM Capabilities in AMS Circuits","created":"2025-05-30","cited_by_count":15,"area":null},{"id":"2508.02518","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs","created":"2025-08-04","cited_by_count":15,"area":null},{"id":"2410.20553","title":"SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance","created":"2024-10-27","cited_by_count":10,"area":null},{"id":"2505.22990","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design","created":"2025-05-29","cited_by_count":7,"area":null},{"id":"2508.13157","title":"Image2Net: Datasets, Benchmark and Hybrid Framework to Convert Analog Circuit Diagrams into Netlists","created":"2025-06-27","cited_by_count":7,"area":null},{"id":"2509.14169","title":"TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits","created":"2025-09-17","cited_by_count":7,"area":null},{"id":"2602.02849","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","created":"2026-02-02","cited_by_count":5,"area":null},{"id":"2506.18424","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","created":"2025-06-23","cited_by_count":3,"area":null},{"id":"2410.00995","title":"CktGen: Automated Analog Circuit Design with Generative Artificial Intelligence","created":"2024-10-01","cited_by_count":2,"area":null},{"id":"2507.10639","title":"Evaluating LLM-based Workflows for Switched-Mode Power Supply Design","created":"2025-07-14","cited_by_count":2,"area":null},{"id":"2506.00007","title":"Emerging ML-AI Techniques for Analog and RF EDA","created":"2025-05-12","cited_by_count":1,"area":null},{"id":"2508.10409","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","created":"2025-08-14","cited_by_count":1,"area":null},{"id":"2603.24714","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","created":"2026-03-25","cited_by_count":1,"area":null},{"id":"2604.07387","title":"A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations","created":"2026-04-08","cited_by_count":0,"area":null},{"id":"2606.17074","title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","created":"2026-06-10","cited_by_count":0,"area":null},{"id":"2607.14165","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","created":"2026-07-15","cited_by_count":0,"area":null},{"id":"2608.13472","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","created":"2026-08-13","cited_by_count":0,"area":null}],"next_cursor":null}