{"total":22,"rows":[{"id":"2504.03711","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","created":"2025-03-28","cited_by_count":17,"area":null},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2504.15659","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","created":"2025-04-22","cited_by_count":13,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2601.18067","title":"EvolVE: Evolutionary Search for LLM-based Verilog Generation and Optimization","created":"2026-01-26","cited_by_count":7,"area":null},{"id":"2505.19734","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","created":"2025-05-26","cited_by_count":6,"area":null},{"id":"2507.02226","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","created":"2025-07-03","cited_by_count":5,"area":null},{"id":"2502.06816","title":"DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning","created":"2025-02-05","cited_by_count":3,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2507.02128","title":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","created":"2025-07-02","cited_by_count":3,"area":null},{"id":"2510.14756","title":"Pluto: A Benchmark for Evaluating Efficiency of LLM-generated Hardware Code","created":"2025-10-16","cited_by_count":3,"area":null},{"id":"2508.12910","title":"SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip","created":"2025-08-18","cited_by_count":2,"area":null},{"id":"2504.05180","title":"BRIDGES: Bridging Graph Modality and Large Language Models within EDA Tasks","created":"2025-04-07","cited_by_count":1,"area":null},{"id":"2507.16808","title":"Rethinking LLM-Based RTL Code Optimization Via Timing Logic Metamorphosis","created":"2025-07-22","cited_by_count":1,"area":null},{"id":"2508.05675","title":"Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaboration","created":"2025-08-05","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2507.18989","title":"GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units","created":"2025-07-25","cited_by_count":0,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2605.26498","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","created":"2026-05-26","cited_by_count":0,"area":null},{"id":"2606.15500","title":"LLM4RTL: Tool-Assisted LLM for RTL Generation","created":"2026-06-13","cited_by_count":0,"area":null},{"id":"2606.17461","title":"AUTOGATE: Automated Clock Gating via Toggling-Aware LLM-based RTL Rewriting","created":"2026-06-16","cited_by_count":0,"area":null},{"id":"2610.05380","title":"VHDL-REPOBENCH: A Repository-Level Benchmark for Evaluating Large Language Models on VHDL Design Generation","created":"2026-10-04","cited_by_count":0,"area":null}],"next_cursor":null}