{"total":27,"rows":[{"id":"2505.20302","title":"VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification","created":"2025-05-16","cited_by_count":15,"area":null},{"id":"2603.19333","title":"POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization","created":"2026-03-19","cited_by_count":11,"area":null},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.21448","title":"ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design","created":"2026-01-29","cited_by_count":8,"area":null},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2601.13864","title":"HardSecBench: Benchmarking the Security Awareness of LLMs for Hardware Code Generation","created":"2026-01-20","cited_by_count":5,"area":null},{"id":"2507.06512","title":"Towards LLM-based Root Cause Analysis of Hardware Design Failures","created":"2025-07-09","cited_by_count":4,"area":null},{"id":"2510.21407","title":"REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models","created":"2025-10-24","cited_by_count":4,"area":null},{"id":"2512.20823","title":"NotSoTiny: A Large, Living Benchmark for RTL Code Generation","created":"2025-12-23","cited_by_count":4,"area":null},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2506.04544","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","created":"2025-06-05","cited_by_count":2,"area":null},{"id":"2511.12033","title":"EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation","created":"2025-11-15","cited_by_count":2,"area":null},{"id":"2512.00045","title":"Assessing Large Language Models in Generating RTL Design Specifications","created":"2025-11-17","cited_by_count":2,"area":null},{"id":"2601.19941","title":"Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation","created":"2026-01-16","cited_by_count":2,"area":null},{"id":"2606.12983","title":"Structured Testbench Generation for LLM-Driven HDL Design and Verification-Oriented Data Curation","created":"2026-06-11","cited_by_count":2,"area":null},{"id":"2511.20099","title":"QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design","created":"2025-11-25","cited_by_count":1,"area":null},{"id":"2601.08856","title":"LAUDE: LLM-Assisted Unit Test Generation and Debugging of Hardware DEsigns","created":"2026-01-06","cited_by_count":1,"area":null},{"id":"2603.08715","title":"VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation","created":"2026-02-04","cited_by_count":1,"area":null},{"id":"2604.17102","title":"Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation","created":"2026-04-18","cited_by_count":1,"area":null},{"id":"2608.21962","title":"NoTB: Oracle-Free Triage of LLM-Generated RTL via Cross-Model Formal Consensus","created":"2026-08-22","cited_by_count":1,"area":null},{"id":"2609.28908","title":"Automatic Harness Evolution for Hardware Design Verification: Can LLMs Consolidate Gains Across Discovered Harnesses?","created":"2026-09-24","cited_by_count":1,"area":null},{"id":"2503.11662","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","created":"2025-02-14","cited_by_count":0,"area":null},{"id":"2603.14501","title":"CangjieBench: Benchmarking LLMs on a Low-Resource General-Purpose Programming Language","created":"2026-03-15","cited_by_count":0,"area":null},{"id":"2604.15388","title":"Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation","created":"2026-04-16","cited_by_count":0,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null}],"next_cursor":null}