{"total":85,"rows":[{"id":"2408.11053","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","created":"2024-08-20","cited_by_count":45,"area":null},{"id":"2506.14074","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","created":"2025-06-17","cited_by_count":44,"area":"agents"},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2505.19683","title":"Large Language Models for Planning: A Comprehensive and Systematic Survey","created":"2025-05-26","cited_by_count":40,"area":"lr"},{"id":"2412.07822","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","created":"2024-12-10","cited_by_count":31,"area":"agents"},{"id":"2506.05566","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","created":"2025-06-05","cited_by_count":22,"area":"lr"},{"id":"2504.03723","title":"VFlow: Discovering Optimal Agentic Workflows for Verilog Generation","created":"2025-03-30","cited_by_count":19,"area":"agents"},{"id":"2409.11411","title":"AIvril: AI-Driven RTL Generation With Verification In-The-Loop","created":"2024-09-03","cited_by_count":15,"area":null},{"id":"2412.05311","title":"DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent","created":"2024-11-28","cited_by_count":15,"area":null},{"id":"2504.15804","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","created":"2025-04-22","cited_by_count":14,"area":"alignment"},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2504.14560","title":"ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model","created":"2025-04-20","cited_by_count":12,"area":"lr"},{"id":"2602.10218","title":"ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs","created":"2026-02-10","cited_by_count":12,"area":"agents"},{"id":"2603.00680","title":"MemPO: Self-Memory Policy Optimization for Long-Horizon Agents","created":"2026-02-28","cited_by_count":12,"area":null},{"id":"2508.20134","title":"QAgent: An LLM-based Multi-Agent System for Autonomous OpenQASM programming","created":"2025-08-26","cited_by_count":11,"area":"agents"},{"id":"2505.12188","title":"LLM-DSE: Searching Accelerator Parameters with LLM Agents","created":"2025-05-18","cited_by_count":10,"area":"agents"},{"id":"2412.11014","title":"CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation","created":"2024-12-15","cited_by_count":9,"area":"agents"},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2508.05266","title":"Understanding and Mitigating Errors of LLM-Generated RTL Code","created":"2025-08-07","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.21448","title":"ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design","created":"2026-01-29","cited_by_count":8,"area":null},{"id":"2601.18067","title":"EvolVE: Evolutionary Search for LLM-based Verilog Generation and Optimization","created":"2026-01-26","cited_by_count":7,"area":null},{"id":"2412.02906","title":"Does Few-Shot Learning Help LLM Performance in Code Synthesis?","created":"2024-12-03","cited_by_count":6,"area":"lr"},{"id":"2505.19734","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","created":"2025-05-26","cited_by_count":6,"area":null},{"id":"2606.28279","title":"Agentic Hardware Design as Repository-Level Code Evolution","created":"2026-06-26","cited_by_count":6,"area":"agents"},{"id":"2502.19091","title":"Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation","created":"2025-02-26","cited_by_count":5,"area":"lr"},{"id":"2507.04736","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","created":"2025-07-07","cited_by_count":5,"area":"lr"},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2602.16953","title":"LLM4Cov: Execution-Aware Agentic Learning for High-coverage Testbench Generation","created":"2026-02-18","cited_by_count":5,"area":"agents"},{"id":"2510.21407","title":"REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models","created":"2025-10-24","cited_by_count":4,"area":null},{"id":"2511.02285","title":"VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning","created":"2025-11-04","cited_by_count":4,"area":"lr"},{"id":"2511.15767","title":"TB or Not TB: Coverage-Driven Direct Preference Optimization for Verilog Stimulus Generation","created":"2025-11-19","cited_by_count":4,"area":"alignment"},{"id":"2601.07593","title":"GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation","created":"2026-01-12","cited_by_count":4,"area":"lr"},{"id":"2603.08719","title":"SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation","created":"2026-02-10","cited_by_count":4,"area":"lr"},{"id":"2603.17613","title":"VeriAgent: A Tool-Integrated Multi-Agent System with Evolving Memory for PPA-Aware RTL Code Generation","created":"2026-03-18","cited_by_count":4,"area":"agents"},{"id":"2504.11502","title":"Timing Analysis Agent: Autonomous Multi-Corner Multi-Mode (MCMM) Timing Debugging with Timing Debug Relation Graph","created":"2025-04-15","cited_by_count":3,"area":null},{"id":"2601.19747","title":"Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation","created":"2026-01-27","cited_by_count":3,"area":"agents"},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2604.16321","title":"LLM-Based Multi-Agent Systems for Code Generation: A Multi-Vocal Literature Review","created":"2026-02-25","cited_by_count":3,"area":"agents"},{"id":"2605.21810","title":"Trace2Skill: Verifier-Guided Skill Evolution for Long-Context EDA Agents","created":"2026-05-20","cited_by_count":3,"area":"agents"},{"id":"2501.13365","title":"Symmetrization Weighted Binary Cross-Entropy: Modeling Perceptual Asymmetry for Human-Consistent Neural Edge Detection","created":"2025-01-23","cited_by_count":2,"area":null},{"id":"2506.04544","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","created":"2025-06-05","cited_by_count":2,"area":null},{"id":"2508.02959","title":"Polymath: A Self-Optimizing Agent with Dynamic Hierarchical Workflow","created":"2025-08-04","cited_by_count":2,"area":"agents"},{"id":"2508.12910","title":"SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip","created":"2025-08-18","cited_by_count":2,"area":null},{"id":"2508.15940","title":"ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation","created":"2025-08-21","cited_by_count":2,"area":"agents"},{"id":"2508.19393","title":"GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification","created":"2025-08-26","cited_by_count":2,"area":null},{"id":"2603.17204","title":"CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization","created":"2026-03-17","cited_by_count":2,"area":"agents"},{"id":"2603.25768","title":"UCAgent: An End-to-End Agent for Block-Level Functional Verification","created":"2026-03-26","cited_by_count":2,"area":"agents"},{"id":"2604.05963","title":"QiMeng-PRepair: Precise Code Repair via Edit-Aware Reward Optimization","created":"2026-04-07","cited_by_count":2,"area":null},{"id":"2605.15537","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","created":"2026-05-15","cited_by_count":2,"area":"agents"},{"id":"2508.08709","title":"CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems","created":"2025-08-12","cited_by_count":1,"area":"agents"},{"id":"2509.20215","title":"The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation","created":"2025-09-24","cited_by_count":1,"area":null},{"id":"2510.08664","title":"Faver: Boosting LLM-based RTL Generation with Function Abstracted Verifiable Middleware","created":"2025-10-09","cited_by_count":1,"area":null},{"id":"2511.06067","title":"Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework","created":"2025-11-08","cited_by_count":1,"area":null},{"id":"2511.17833","title":"Learning to Debug: LLM-Organized Knowledge Trees for Solving RTL Assertion Failures","created":"2025-11-21","cited_by_count":1,"area":null},{"id":"2512.11398","title":"AutoFSM: A Multi-agent Framework for FSM Code Generation with IR and SystemC-Based Testing","created":"2025-12-12","cited_by_count":1,"area":"agents"},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2602.00704","title":"QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation","created":"2026-01-31","cited_by_count":1,"area":null},{"id":"2602.20799","title":"Unseen-Codebases-Domain Data Synthesis and Training Based on Code Graphs","created":"2026-02-24","cited_by_count":1,"area":"synth"},{"id":"2603.14730","title":"GNNVerifier: Graph-based Verifier for LLM Task Planning","created":"2026-03-16","cited_by_count":1,"area":null},{"id":"2605.12857","title":"ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation","created":"2026-05-13","cited_by_count":1,"area":"agents"},{"id":"2606.08976","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","created":"2026-06-08","cited_by_count":1,"area":"lr"},{"id":"2606.23759","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","created":"2026-06-22","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2412.04485","title":"EDA-Aware RTL Generation with Large Language Models","created":"2024-11-21","cited_by_count":0,"area":null},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2511.03934","title":"PEFA-AI: Advancing Open-source LLMs for RTL generation using Progressive Error Feedback Agentic-AI","created":"2025-11-06","cited_by_count":0,"area":"agents"},{"id":"2512.06247","title":"DUET: Agentic Design Understanding via Experimentation and Testing","created":"2025-12-06","cited_by_count":0,"area":"agents"},{"id":"2603.08745","title":"ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization","created":"2026-03-04","cited_by_count":0,"area":"agents"},{"id":"2603.17208","title":"SYMDIREC: A Neuro-Symbolic Divide-Retrieve-Conquer Framework for Enhanced RTL Synthesis and Summarization","created":"2026-03-17","cited_by_count":0,"area":null},{"id":"2603.25769","title":"IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution","created":"2026-03-26","cited_by_count":0,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2604.19856","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","created":"2026-04-21","cited_by_count":0,"area":"agents"},{"id":"2604.23355","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","created":"2026-04-25","cited_by_count":0,"area":null},{"id":"2605.01338","title":"DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2605.14322","title":"Are Agents Ready to Teach? A Multi-Stage Benchmark for Real-World Teaching Workflows","created":"2026-05-14","cited_by_count":0,"area":null},{"id":"2606.19387","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","created":"2026-06-16","cited_by_count":0,"area":null},{"id":"2606.19795","title":"Agentic Electronic Design Automation: A Handoff Perspective","created":"2026-06-18","cited_by_count":0,"area":"agents"},{"id":"2607.05915","title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","created":"2026-07-07","cited_by_count":0,"area":null},{"id":"2607.17063","title":"When LLMs Over-Answer: Measuring and Mitigating Quality Issues in LLM-Based Hardware Description Language Question Answering","created":"2026-07-19","cited_by_count":0,"area":null},{"id":"2607.21850","title":"SCALE: Self-Supervised Constraint-Aware Layout GEneration for Local P&R DRV Fixing at Advanced Nodes","created":"2026-07-23","cited_by_count":0,"area":null},{"id":"2608.02878","title":"VeriTrace: Human-Like Temporal Exploration Completes Agentic Action Space","created":"2026-08-03","cited_by_count":0,"area":"agents"},{"id":"2608.07743","title":"QuantumMind: Constraint-Grounded Agentic Reasoning for Speedup Analysis in Quantum Computing","created":"2026-08-07","cited_by_count":0,"area":"agents"},{"id":"2608.10090","title":"CHORUS: Complementary Experts for High-Coverage Testbench Stimulus Generation","created":"2026-08-10","cited_by_count":0,"area":null},{"id":"2609.21157","title":"Can Agents Design Better Chips with a Higher Level Abstraction?","created":"2026-09-17","cited_by_count":0,"area":"agents"}],"next_cursor":null}