{"total":43,"rows":[{"id":"2408.11053","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","created":"2024-08-20","cited_by_count":45,"area":null},{"id":"2501.09655","title":"A Survey of Research in Large Language Models for Electronic Design Automation","created":"2025-01-16","cited_by_count":41,"area":null},{"id":"2409.11411","title":"AIvril: AI-Driven RTL Generation With Verification In-The-Loop","created":"2024-09-03","cited_by_count":15,"area":null},{"id":"2412.05311","title":"DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent","created":"2024-11-28","cited_by_count":15,"area":null},{"id":"2507.16200","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","created":"2025-07-22","cited_by_count":14,"area":null},{"id":"2603.00680","title":"MemPO: Self-Memory Policy Optimization for Long-Horizon Agents","created":"2026-02-28","cited_by_count":12,"area":null},{"id":"2509.04905","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","created":"2025-09-05","cited_by_count":9,"area":null},{"id":"2508.05266","title":"Understanding and Mitigating Errors of LLM-Generated RTL Code","created":"2025-08-07","cited_by_count":8,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2601.21448","title":"ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design","created":"2026-01-29","cited_by_count":8,"area":null},{"id":"2601.18067","title":"EvolVE: Evolutionary Search for LLM-based Verilog Generation and Optimization","created":"2026-01-26","cited_by_count":7,"area":null},{"id":"2505.19734","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","created":"2025-05-26","cited_by_count":6,"area":null},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2510.21407","title":"REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models","created":"2025-10-24","cited_by_count":4,"area":null},{"id":"2504.11502","title":"Timing Analysis Agent: Autonomous Multi-Corner Multi-Mode (MCMM) Timing Debugging with Timing Debug Relation Graph","created":"2025-04-15","cited_by_count":3,"area":null},{"id":"2604.15001","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","created":"2026-04-16","cited_by_count":3,"area":null},{"id":"2501.13365","title":"Symmetrization Weighted Binary Cross-Entropy: Modeling Perceptual Asymmetry for Human-Consistent Neural Edge Detection","created":"2025-01-23","cited_by_count":2,"area":null},{"id":"2506.04544","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","created":"2025-06-05","cited_by_count":2,"area":null},{"id":"2508.12910","title":"SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip","created":"2025-08-18","cited_by_count":2,"area":null},{"id":"2508.19393","title":"GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification","created":"2025-08-26","cited_by_count":2,"area":null},{"id":"2604.05963","title":"QiMeng-PRepair: Precise Code Repair via Edit-Aware Reward Optimization","created":"2026-04-07","cited_by_count":2,"area":null},{"id":"2509.20215","title":"The Cream Rises to the Top: Efficient Reranking Method for Verilog Code Generation","created":"2025-09-24","cited_by_count":1,"area":null},{"id":"2510.08664","title":"Faver: Boosting LLM-based RTL Generation with Function Abstracted Verifiable Middleware","created":"2025-10-09","cited_by_count":1,"area":null},{"id":"2511.06067","title":"Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework","created":"2025-11-08","cited_by_count":1,"area":null},{"id":"2511.17833","title":"Learning to Debug: LLM-Organized Knowledge Trees for Solving RTL Assertion Failures","created":"2025-11-21","cited_by_count":1,"area":null},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2602.00704","title":"QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation","created":"2026-01-31","cited_by_count":1,"area":null},{"id":"2603.14730","title":"GNNVerifier: Graph-based Verifier for LLM Task Planning","created":"2026-03-16","cited_by_count":1,"area":null},{"id":"2606.23759","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","created":"2026-06-22","cited_by_count":1,"area":null},{"id":"2608.27184","title":"LLMs in Digital EDA: A perspective on shifting roles from Generation to Orchestration","created":"2026-08-27","cited_by_count":1,"area":null},{"id":"2412.04485","title":"EDA-Aware RTL Generation with Large Language Models","created":"2024-11-21","cited_by_count":0,"area":null},{"id":"2507.15104","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","created":"2025-07-20","cited_by_count":0,"area":null},{"id":"2603.17208","title":"SYMDIREC: A Neuro-Symbolic Divide-Retrieve-Conquer Framework for Enhanced RTL Synthesis and Summarization","created":"2026-03-17","cited_by_count":0,"area":null},{"id":"2603.25769","title":"IncreRTL: Traceability-Guided Incremental RTL Generation under Requirement Evolution","created":"2026-03-26","cited_by_count":0,"area":null},{"id":"2604.18445","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","created":"2026-04-20","cited_by_count":0,"area":null},{"id":"2604.23355","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","created":"2026-04-25","cited_by_count":0,"area":null},{"id":"2605.01338","title":"DiagramNet: An End-to-End Recognition Framework and Dataset for Non-Standard System-Level Diagrams","created":"2026-05-02","cited_by_count":0,"area":null},{"id":"2605.14322","title":"Are Agents Ready to Teach? A Multi-Stage Benchmark for Real-World Teaching Workflows","created":"2026-05-14","cited_by_count":0,"area":null},{"id":"2606.19387","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","created":"2026-06-16","cited_by_count":0,"area":null},{"id":"2607.05915","title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","created":"2026-07-07","cited_by_count":0,"area":null},{"id":"2607.17063","title":"When LLMs Over-Answer: Measuring and Mitigating Quality Issues in LLM-Based Hardware Description Language Question Answering","created":"2026-07-19","cited_by_count":0,"area":null},{"id":"2607.21850","title":"SCALE: Self-Supervised Constraint-Aware Layout GEneration for Local P&R DRV Fixing at Advanced Nodes","created":"2026-07-23","cited_by_count":0,"area":null},{"id":"2608.10090","title":"CHORUS: Complementary Experts for High-Coverage Testbench Stimulus Generation","created":"2026-08-10","cited_by_count":0,"area":null}],"next_cursor":null}