{"total":15,"rows":[{"id":"2410.03981","title":"A Survey on LLM-based Code Generation for Low-Resource and Domain-Specific Programming Languages","created":"2024-10-04","cited_by_count":66,"area":null},{"id":"2504.03711","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","created":"2025-03-28","cited_by_count":17,"area":null},{"id":"2505.20302","title":"VeriThoughts: Enabling Automated Verilog Code Generation using Reasoning and Formal Verification","created":"2025-05-16","cited_by_count":15,"area":null},{"id":"2412.05393","title":"HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design","created":"2024-12-06","cited_by_count":13,"area":null},{"id":"2504.01986","title":"TuRTLe: A Unified Evaluation of LLMs for RTL Generation","created":"2025-03-31","cited_by_count":9,"area":null},{"id":"2512.00020","title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","created":"2025-10-29","cited_by_count":8,"area":null},{"id":"2510.15899","title":"LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models","created":"2025-09-10","cited_by_count":5,"area":null},{"id":"2506.07239","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","created":"2025-06-08","cited_by_count":3,"area":null},{"id":"2508.20030","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","created":"2025-08-27","cited_by_count":3,"area":null},{"id":"2511.16395","title":"CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference","created":"2025-11-20","cited_by_count":3,"area":null},{"id":"2511.06067","title":"Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework","created":"2025-11-08","cited_by_count":1,"area":null},{"id":"2511.20099","title":"QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design","created":"2025-11-25","cited_by_count":1,"area":null},{"id":"2601.14541","title":"Report for NSF Workshop on AI for Electronic Design Automation","created":"2026-01-20","cited_by_count":1,"area":null},{"id":"2603.17296","title":"GUIDE: GenAI Units In Digital Design Education","created":"2026-03-18","cited_by_count":1,"area":null},{"id":"2601.02045","title":"The New Compiler Stack: A Survey on the Synergy of LLMs and Compilers","created":"2026-01-05","cited_by_count":0,"area":null}],"next_cursor":null}